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With the rapid increase of electricity demand, the possibility of overloading the existing 
power transmission lines increases. Building new transmission lines can be avoided or delayed, 
provided that fast and accurate means for controlling active and reactive power are made available. 
There are a number of Flexible AC Transmission System (FACTS) devices that can help meeting 
these goals. Among them is the Interphase Power Controller (IPC), which presents an important 
characteristic: Active power regulation in a transmission line with a highly variable transmission 
angle. Its original implementation is based on mechanically controlled phase-shifting transformers, 
which are relatively slow and only allow active and reactive power flow control in a discrete range. 
Static IPCs can be realized with three Voltage Source Converters (VSCs) in a configuration called 
dual Unified Power Flow Controller (UPFC). However, this Unified IPC (UIPC) has been 
controlled as a Static Phase Shifter (SPS) and does not make use of all the flexibility offered by 
the dual UPFC. 
This thesis discusses the operation of the dual UPFC of the UIPC with all its features: Phase 
shifting and reactive power compensation, series and shunt. The complexity of the control logic 
increases since the number of control variables increases from two to four. To address this issue, 
a control strategy based on the sharing of the real and imaginary components of the desired 
transmission line current among the capacitive and inductive branches of the UIPC is proposed. 
The control variables are then computed with an optimization algorithm that minimizes the 
apparent power of the VSCs of the capacitive and inductive branches for increased efficiency. The 




The performance of the proposed control scheme is also investigated in the time domain. 
For that, dynamic models of the system required for designing the control loops of the currents in 
the inductive branch, capacitive branch, shunt branch and DC bus voltage are derived. Proportional 
plus Integral (PI) type controllers in the dq (rotating reference) frame and Proportional Resonant 
(PR) controller in the abc (stationary reference) frame are designed. The dynamic performance of 
the system is verified by means of simulation using PSCAD/EMTDC. Besides, a reduced-scale 
prototype controlled with a rapid prototyping real-time control hardware was built to further 
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CHAPTER 1. INTRODUCTION 
 1.1. Introduction  
The demand for electricity has been increased continuously and rapidly over the world. 
The growth in the demand requires more power to be transmitted from the generation side to the 
consumer side. The transmission systems of today tend to be highly interconnected to reduce the 
odds of not being able to deliver electricity at key substations, in case a given transmission line is 
disconnected due to a fault or for maintenance purposes. This characteristic is represented in 
Figure 1-1 [1]. Other benefits included proper using of the installed capacities, improving the 
system frequency control, sharing reserve capacities, and facilitating the large-scale integration of 
renewable energy sources (RESs). The interconnection of neighboring grids is achieved by tie 
transmission lines [2].  
 
Figure 1-1: Interconnected transmission power system [1] 
In recent years, there has been a global trend to increase the productions of the electricity 
using RESs. The use of RESs as wind and solar can mitigate climate change since they are 
environmental friendly, sustainable sources and readily available [3]. Large scale of RESs (100’s 
of MW) are usually integrated into the transmission system level. However, since RESs are 
variable and fluctuating sources, they could adversely affect the power flow through the 
transmission system, and increase the load on certain transmission lines unpredictably [4].   
2 
 
The path of the electricity in a transmission line depends directly on its impedances and 
the angle difference between the voltages at its two ends. In an interconnected system, power will 
flow more in the transmission lines with low impedances, and less in transmission lines with high 
impedances [5]. Consequently, some transmissions lines will be overloaded, and other will be 
underloaded. This leads to ineffective use of the power transmission system and leads to a known 
issue in the power system, which is the congestion in the transmission systems. Furthermore, the 
deregulation of the electricity market in recent years has caused a primary change within the 
operation of the transmission system. It leads to the creation of contractual paths to deliver power 
from sources to loads very far apart. The contractual path of electricity can be seen as a “straight 
line” from the generation side to the consumer. However, a common issue in the power system, a 
loop flow, has been raised since the flows of the electricity follows Kirchhoff’s voltage laws and 
not contractual paths [6]. 
The nature of power flow through the transmissions lines or tie lines is not only the concern 
of the Transmission System Operator (TSO). The integration of high penetrations of RESs and 
Distributed Generations (DG) and the rapid increase of the electricity demand complicate the task 
of the TSO to make effective use of the power transmission system and maintain its security and 
loadability [7].   
The conventional solution to prevent overloading of the existing transmission lines is to 
build new transmission lines. Building new transmission lines is costly, and their construction takes 
many years [8]. The environmental issues and social concerns that are raised due to the installation 
of the new transmission lines make this solution a difficult task, or even impossible to achieve in 
some cases [9]. Furthermore, the expansion of highly interconnected transmission system will 
increase its complexity and short circuit level. Consequently, a new issue will be introduced, which 
is the need for upgrading the substations equipment and the circuit breakers [10].  
 The alternative solution is to control the power flow of the existing transmission system 
using Power Flow Control (PFC) technologies [11]. Controlling the power flow in the existing 
transmission power system is a sufficient solution for many reasons. Using PFC is less costly, and 
its installation requires less time than building new lines. Moreover, PFC will increase the control 
flexibility in the power transmission system. Among the power flow control devices reported in the 
literature are the Flexible AC Transmission System (FACTS) devices.  
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1.2. Flexible AC Transmission System (FACTS) Devices  
FACTS devices based on power electronics have been used to control the power flow and 
improve the voltage profiles in the transmission system.  The definition of FACTS devices by 
IEEE is “alternating current transmission systems incorporating power-electronic based and 
other static controllers to enhance controllability and increase power transfer capability” [12]. 
The basic principle of FACTS devices is to employ controllable elements in series and/or in 
parallel with the network thus increasing the control flexibility of the transmission systems [13]. 
The FACTS devices can be classified, based on the type of power electronic devices, into two 
generations. The first generation is based on the line-commutated thyristor while the second 
generation is based on the self-commutated Voltage-Source Converter (VSC). FACTS devices can 
also be classified, based on their connections to the transmission system, into three categories as 
shown in the block diagram in Figure 1-2 [14, 15]:  
 
Figure 1-2: classification of the FACTs devices based on their connections to the transmission system 
The series FACTS devices; Static Series Synchronous Compensator (SSSC), Thyristor 
Controlled Series Capacitor (TCSC), and Interphase Power Controller (IPC), are preferably used 
for power flow control. 
The shunt FACTS devices; Static Synchronous Compensator (STATCOM) and Static Var 
Compensator (SVC), are preferably used for regulating the voltage of the system and keeping it 
within acceptable limits. 
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  The shunt-series FACTS devices; Thyristor Controlled Phase Shifting Transformer 
(TCPST), and Unified Power Flow Controller (UPFC) are used for both, power flow control and 
regulating the voltage of the system.   
In this research work, the focus will be on the IPC and the UPFC, the ones highlighted by 
yellow color in Figure 1-2. 
1.3. The Basic Interphase Power Controller (IPC) 
The IPC is a less-known series FACTS device, which presents important characteristics. 
These features are namely active power regulation in a transmission line with highly variable 
transmission angles, using minimum active control elements [16]. Conceptually, the basic IPC is 
a series connected device composed of two parallel branches, each consisting of an impedance 
(inductor or capacitor) in series with a phase shifting transformer (PST) as shown in Figure 1-3 
[17].  
 
Figure 1-3: The generic circuit of the IPC 
The IPC can be used in different applications. The configuration of the IPC for certain 
applications can be simplified by removing some of the basic components. Some examples of these 
applications are the Decoupling Interconnector (DI), the Fault Current Limitation Transformer 
(FCLT) and the Assisted PST (APST) [16].    
For the DI applications of the IPC, the inductive and capacitive impedances form a parallel 
circuit tuned to the fundamental frequency of the network. These high impedance IPCs have their 
own characteristics of limiting their impact to the short circuit current and decoupling the voltage 
at their terminals. Each terminal of a DI behaves as controlled current sources. In normal operation 
condition, a DI controls the active power flow in both directions and provides support for the 
voltage by generating and absorbing reactive power. By controlling the tap changer of the PST, 
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one can obtain the desired active power. A DI provides no short-circuit contributions during 
perturbations. It decouples the voltage of both sides and does not transfer the impact of 
perturbations from one side to the other [18-21]. 
When a DI links two voltage levels connected in parallel with conventional transformers, 
it can be configured to mitigate the fault currents. This configuration of IPC is called Fault Current 
Limitation Transformer (FCLT). The main purpose of the FCLT is to increase the capacity of 
transformers in the transmission and distribution substations without increasing the Short-Circuit 
Levels (SCLs). The FCLT will lead to avoid any wide modification or add a new substation in or 
nearby the substations whose short-circuit level is already close to the ratings of the circuit breakers 
[22, 23]. 
Finally, the Assisted PST (APST) application of IPC is used to assist the existing PST for 
power flow control. The main purpose of the APST is to increase the normal and contingency 
transfer capacity of an existing PST or to implement a PST with high capacity and competitive 
price [23].  The first world IPC installation that is based on this application was in Plattsburgh, NY 
in 1999 [23, 24]. 
For this work, the focus will be on the applications of the phase controlled two branches 
DI. The reason behind that is the DI application of the IPC can achieve active and reactive power 
flow control, mitigate the fault current, isolate the voltage on each side and avoid transferring the 
impact of perturbations from one side to the other.  
Since the main component of the basic IPC is the PST, as can be seen from Figure 1-3, the 
next two subsections will discuss the operation principles and types of the PST, and its limitations. 
1.3.1. The Phase Shifting Transformer (PST) 
The phase shifting transformer (PST) is a special type of transformers that inserts a phase 
angle (α) between its terminals. In this way, it can be used to control the power flow in a 
transmission line [25]. However, it can also be used as a controllable element in the basic IPC. The 
phase shifting angle (α) is created by adding a regulated voltage (ΔV) to one of the PST’s 
terminals; say the source side, VS. The voltage at the other terminal, say load side, VL is phase 
shifted with respect to VS by α. The magnitude of VL can be equal to or not equal to the magnitude 
of VS, which depends on the type of PST as will be explained in the next paragraph. 
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PSTs can be categorized into four types, depending on their constructions and their output 
voltage magnitudes with respect to their input voltage magnitudes. These types are direct-
asymmetrical, direct-symmetrical, indirect-asymmetrical and indirect-symmetrical PSTs [26, 27]. 
The term direct or indirect means that the PST has one or two cores, respectively. The term 
symmetrical or asymmetrical means that the PST produces an output voltage with a magnitude 
that is the same or not, as that of the input waveform. Even though the indirect-symmetrical PST 
is the most expensive one, it should be chosen for this work, due to its great flexibility for tapping 
the voltage and its symmetrical property. 
 Indirect-symmetrical PST:  
Figure 1-4 (A) and (B) show the indirect-symmetrical PST winding connection and its phasor 
diagram, respectively.  
(A): Winding connections 























Figure 1-4: (A) The winding connections of the indirect-symmetrical PST (B) The phasor diagram [28] 
As can be seen from Figure 1-4 (A), the indirect-symmetrical PST consists of series and 
exciting units. These units could be in one tank or two tanks for a 3-phase PST or one tank for 
each phase, meaning (three single-phase PSTs), depending on the power ratings, voltage level, and 
available space in the substations [29].  The primary winding of the series unit is connected to the 
source and load sides, whiles the primary of the exciter unit is connected to the middle of the 
primary winding of the series unit (the rated voltage of the primary winding of the exciter unit is 
the system voltage level).  
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To create a quadrature voltage (ΔV), each phase of the secondary winding of the series 
transformer is connected to the other two phases of the secondary winding of the exciter 
transformer as shown in Figure 1-4  (A).  The way of these connections leads to create a delta 
connection for the secondary winding of the series transformer that leads to create the quadrature 
voltage (ΔV), as shown in Figure 1-4 (B). ΔV can be controlled using an On-Load Tap Changer 
(OLTC) in the secondary winding of the exciter unit for each phase. Each tap changer is equipped 
with a changeover switch (S) as shown in Figure 1-4  (A) to allow lead or lag phase shifts between 
input and output voltages. Both primary and secondary windings of the exciter unit are Y-N 
connections. The relation between the injected voltage (ΔV) and the phase angle (α) can be 
expressed as follows: 
 




        From (1.1), one can note that the control limits of α will depend on the maximum ΔV that 
the PST can inject, which in turn depends on the rating of the PST. 
1.3.2. The Limitations of the Basic Interphase Power Controller (IPC) 
In the basic IPC, the control variables (the phase angles of the PSTs) are controlled by 
means of altering the OLTC’s position of the PSTs. There are three types of OLTC reported in the 
literature, the mechanical tap changer, thyristor-assisted tap changer (or hybrid electronic tap 
changer), and the fully electronic (or solid-state) tap-changer [30]. The implementation complexity 
and high cost of the hybrid electronic and electronic tap changers, make the mechanical tap changer 
the common type associated with PST's. Figure 1-5 shows the schematic diagram of the basic (PST-
based) IPC. 
Due to the use of the mechanical switches to change the positions of OLTCs, the total 
operation time of the mechanical OLTC is considered high. It is between 3 s to 10 s as reported in 
[31]. Therefore, the low-speed response of the control of the basic IPC makes it only suitable for 
steady-state operation condition. The basic IPC could not be used for transient stability 




Figure 1-5: Schematic diagram of the basic IPC (PST-based IPC) 
There are other essential limitations of using the basic IPC. The power control ranges by 
the basic IPC are limited by the maximum and minimum phases shifting angles that the PSTs can 
provide.  This limitation of the basic IPC will decrease the flexibility of the control and may not 
achieve the independent control of the active and reactive power in many cases. The basic IPC, as 
mentioned before, can control active and reactive power flow in normal conditions, mitigate the 
fault and isolate the networks during the fault conditions.  
1.4. Literature Review of the Static Interphase Power Controller 
Adding power electronic devices to the basic IPC can make its operating range continuous 
and speed up the control action. The IPC with power electronics will form a static IPC (electronic-
based IPC). In the literature, three types of the static IPC were introduced; the Thyristor 
Controlled-based IPC (TC-based IPC) [32, 33], the SSSC-based IPC [34-37], and the Unified IPC 
(UIPC) [38-40].   
For the first type, Thyristor Controlled PSTs (TCPSTs) substitute the mechanical PSTs of 
the basic IPC. The windings of the TCPST are the same as the original PST, and the only difference 
between them is that static thyristors control the OLTC of the TCPST while the mechanical 
switches control the OLTC of the PST. Some references use the term ‘Static Phase Shifter’ (SPS) 
instead of the TCPST [41]. Figure 1-6 shows the schematic diagram of the TC-based IPC. Although 
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using the TC-based IPC provides a fast-speed of response for the control action, it does not increase 
its power control range. Therefore, the TC-based IPC is out of the scope of this research work.  
 
Figure 1-6: Schematic diagram of the TC-based IPC 
The second and the third types of static IPC are based on the second generation of FACTS 
devices, which use the self-commutated Voltage-Source Converter (VSC) as the controlled 
devices instead of using the line-commutated thyristors of the earlier generation of the FACTS 
devices. Unlike in the TC-based IPC, the PSTs are replaced entirely by electronic devices in the 
SSSC-based IPC and the UIPC. 
For the SSSC-based IPC, the two PSTs of the basic IPC are replaced by two SSSCs as it is 
shown in Figure 1-7. The SSSC-based IPC is not included in this work since it is restricted to its 
main component, the SSSC. The main limitation of the SSSC is its inability to supply or absorb 
active power during the steady-state condition, which will lead to limit the control range of the 





Figure 1-7: Schematic diagram of the SSSC-based IPC 
For the third type of static IPC, the UIPC, the PSTs of the basic IPC is substituted by a dual 
UPFC [39]. This type of the static IPC has more flexibility than the first and the second types since 
its main component is the UPFC. Therefore, the UIPC will be the focus of this research work.  
1.5. The Unified Interphase Power Controller (UIPC) 
This configuration, called Unified Interphase Power Controller (UIPC) is shown in 
Figure 1-8 [39]. Adding the dual UPFC, with two series converters and one shunt converter, as the 
main component of the IPC has great advantages due to the superior capabilities of the UPFC 
among FACTS devices. It is the most flexible, incorporating features of other FACTS devices: 
Static Phase Shifter (SPS), STATCOM, and SSSC [42]. However, it is also the most complex and 
costly of them all.  
The UIPC that has been reported in the literature did not explore the use of all incorporated 
features of the UPFC [39]. It only considered the features of the UPFC when it works as an SPS, 
which is essentially the conventional PST with continuous phase angle variations. This control 
strategy is called the SPS-based UIPC. Although the low-speed response of the control in the basic 
IPC and the inability to regulate the voltage in the SSSC-based IPC are overcome by using the 





Figure 1-8: Schematic diagram of the UIPC 
It should be noted that the focus of the more recent literature on the UIPC has been on its 
impact on the performance of distance protection relays [40] and short-circuit current limitations 
in wind farms [38]. The control strategy of the VSCs of the dual UPFC remains the same, as in the 
early days, when the IPC was mechanically controlled. As results, not all features of the UPFC 
were explored in the UIPC.  
The Table 1-1 summarizes the features of the static IPCs that have been reported in the 
literature, besides the basic IPC. It should be mentioned that all IPC types included in the Table 
are used for the DI application. Generally, the DI IPCs can achieve active and reactive power flow 
control, mitigate the fault current, isolate the voltage on each side and avoid transferring the impact 
of perturbations from one side of the transmission line to the other. However, the performance 
level will be different from one type of the IPC to the other types.    
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■ phase angle 
control.  
 
■ Power flow control: 
 - Limited control range and less 
flexible (two control variables)  
  - Low-speed response of the 
control. 
 - Discrete operating range. 
 - Simple control structure. 
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control.  
 
■ Power flow control: 
  - Limited control range and less 
flexible (two control variables)  
  - Fast-speed response of the 
control. 
  -  Continuous operating range. 
  - Simple control structure. 















■ Line impedance 
(branch impedance) 
control.    
■ Power flow control: 
 - Limited control range and less 
flexible (emulate series 
inductive/capacitive reactance 
and no P exchange). 
 - Fast-speed response of the 
control. 
 - Continuous operating range 

















■ UPFC works as 
SPSs (phase angle 
control).  
 
■ Power flow control: 
 - Limited control range and less 
flexible (two control variables).   
 - Fast-speed response of the 
control. 
 - Continuous operating range. 
 - Simple control structure. 
 ■ Voltage regulation:  
-  Injecting/absorbing Q to its local 
bus is limited.  
1.6. The Scope of the Research Work 
  The main objective of this research work is to explore full features of the dual UPFC 
internet in the UIPC, to control the power flow through the transmission lines, to regulate the 
voltage at the local bus, and to mitigate the impact of potential short-circuit faults in transmission 
lines.  As a result, the control flexibility of the power flow in the transmission lines will increase 
significantly, and more efficient use of the existing transmission lines will be accomplished. 
Moreover, the use of a multi-functional power flow device such as the UIPC, can either avoid or 
delay building new transmission lines. The UIPC with the proposed control strategy (considering 
all incorporated features of its dual UPFC), will be named as proposed (UPFC-based) UIPC.  
The use of the UIPC considering all features of its dual UPFC and all features of the basic 
IPC will increase the control flexibility of power flow in the transmission lines significantly. This 
is because the control variables of the UIPC will be doubled compared with the use of the UPFC 
only or the basic IPC only. Increasing the number of control variables of the UIPC will lead to  
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increase the control flexibility because there will be three degree of freedom (controlling the active 
power, reactive power at sending end and the reactive power at receiving end). Consequently, an 
independent control of the reactive power flows in transmission lines can be achieved. With 
independent control, one can maximize the flow of the active power while minimizing the flow of 
the reactive power, thus generating the most revenue from an AC transmission system [43].   
In particular, this thesis makes the following contributions: 
Proposing an approach to compute the four control parameters of the UPFC-based 
UIPC. The benefit of a more flexible control scheme (UPFC-based UIPC), comes with the 
challenge of computation of four control parameters of the series VSCs of the dual UPFC to make 
it work in a multi-functional mode (UPFC mode). Therefore, it is proposed to solve this issue with 
a simple and effective approach: Employ a current control scheme where the real and imaginary 
parts of the transmission line current are split among the inductive and capacitive branches as a 
function of sharing factors, α, and β. The use of optimization techniques is proposed to calculate 
α and β and also to minimize the apparent power required from the series connected VSCs, to 
realize a given transmission line current. The final target of using the computation approach for 
the UIPC with prospered control scheme and the optimization techniques will  lead to design a 
device with low size (low power rated) compared with the UIPC when its work in conventional 
control scheme. 
Modeling of the UPFC-based UIPC in PSCAD/EMTDC and use the Proportional 
Resonant (PR) in abc reference frame as current controllers for the series branches. To prove 
the concept of the novel proposed control scheme of the UIPC (UPFC-based UIPC), its model is 
developed using PSCAD/EMTDC. This is a general-purpose time domain simulation tool used for 
studying the transient behavior of electrical networks. The current sharing factors (α and β), which 
are calculated by the approach mentioned in the above paragraph, are stored in a lookup table. 
Then, reference currents of the inductive and the capacitive branches are obtained using an inverse 
Park transformation, with dq values computed from α and β. These currents are used as reference 
signals for the current controllers of both branches. The challenge of synthesizing a current in the 
capacitive branch of the UIPC with a VSC2 is overcome with a Proportional Resonant (PR) 




Development of a mathematical model of the capacitive branch in the synchronous 
reference frame (dq) for designing of a suitable current control loop. Although the PR 
controller in the abc reference frame proves the concept of the UPFC-based-UIPC, it does not have 
the feature to get zero error in the steady state, to a step variation of the reference signal. Therefore, 
this research proposes the use of the synchronous reference frame (dq) for controlling the series 
VSCs with a linear PI controller, to achieve a zero steady-state error. [45]. The design of the PI 
controller for the series VSC1, of the inductive branch of the UPFC-based UIPC, is well known 
and similar to the ones used for the STATCOM and the SCCC [46, 47]. On the other hand, the 
design of the PI controller in dq frame for the series VSC2 of the capacitive branch is not that 
simple and less known, since VSCs are typically connected to a power grid via a series inductance, 
not a series capacitance as in the capacitive branch of the UIPC. Hence, it is proposed in this work 
to develop mathematical models of the capacitive branch in dq frame for designing of the current 
control.  
Implementing the UPFC-based-UIPC experimentally. It is worth mentioning that a 
detailed literature review has shown no reports of experimental verification of VSC-based IPCs. 
All works related to the UIPC have been based on simulation studies [39]. As a motivation and 
another contribution in this field, the UPFC-based-UIPC is implemented experimentally to prove 
its concept.  
1.7. Outline of the Thesis   
This thesis is organized as follows:  
Chapter 2 presents a review of the basic control strategy of the UIPC (SPS-based UIPC) 
with the equations that describe their main control variables. Then, the proposed control strategy 
of the UIPC (UPFC-based UIPC), with equations that describe their main control variables is 
presented. The proposed method that is based on an appropriate sharing of the transmission line 
current through the capacitive and inductive branches is presented for the UPFC-based UIPC. Its 
performance is demonstrated using a simple power system and compared with the SPS-based UIPC.  
Chapter 3 presents a simulation verification to validate the numerical results obtained in 
Chapter 2 and to prove the concept of the proposed control scheme of the UIPC (UPFC-based 
UIPC). A model of the UPFC-based UIPC is developed using PSCAD/EMTDC to achieve the 
simulation verification task. Then, a double loop PI control scheme is used for the shunt branch, 
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and PR controllers are used for the series branches. The performance of these controllers is 
validated using a simple power system as the one used in Chapter 2.  
Chapter 4 addresses the use of the synchronous reference frame (dq) controller for 
controlling the inductive and capacitive branches of the UIPC, to provide a zero error in the steady 
state for step variations in the reference signal. Mathematical dynamic model in the dq frame for 
current control design, is reviewed for the inductive branch, and it is proposed for the capacitive 
branch. The same simple power system that is used in Chapter 3 is used to exam these dq current 
controllers.  
Chapter 5 presents the experimental verification of the UPFC-based UIPC. First, the 
details concerning the sizing of a reduced-scale prototype, covering the hardware as well as the 
real-time controller, are discussed. Then, the experimental results of the UIPC for the same cases 
that were considered in the simulations results of the previous chapters are presented. 
Chapter 6 draws the main conclusions from this research work and suggests prospects of 
this research work.  
1.8 List of Publications 
- K. Elamari, L. A. C. Lopes, “A Novel Control Strategy for a UPFC-Based Interphase Power 
Controller with Experimental Performance Verification” in IEEE Transactions on Power Delivery, 
submitted 2018 (under review). 
-  K. Elamari, L. A. C. Lopes, "Comparison of Static Phase Shifter and Unified Power Flow Control 
Based Unified Interphase Power Controllers," in Canadian Journal of Electrical Power and 
Computer (CJECE). Accepted and published in 2017. 
-  K. Elamari, L. A. C. Lopes, “Multi-Functional Interphase Power Controller for Power Flow 
Control in the Power Transmission System” in CIGRÉ Canada Conférence, 2016. Accepted and 
presented in October 2016.  
-   K. Elamari, L. A. C. Lopes, "Comparison of Phase Shifting Transformer and Unified Power Flow 
Control Based Interphase Power Controllers," in Electrical Power and Energy Conference (EPEC), 




CHAPTER 2. COMPARISON OF CONVENTIONAL AND 
PROPOSED CONTROL STRATEGY OF THE UIPC 
2.1. Introduction  
This Chapter starts with a review of the conventional control strategy of the UIPC, called 
SPS-based UIPC, with the equations that describe their two main control variables. Then, a novel 
method that requires the computation of four control parameters of the series VSCs of the UPFC 
is proposed. This will be called UPFC-based UIPC. The steps for finding the required control 
parameters for both UIPC control logics are presented. Due to the complexity associated with the 
UPFC-based UIPC, and to achieve better performances, the use of optimization techniques is 
considered. A straightforward scheme based on the sharing of the real and imaginary components 
of the desired transmission line current is proposed. Its superior performance is demonstrated using 
a simple power system with a UIPC connected in series with a transmission line.  
2.2. The Unified Interphase Power Controller (UIPC) 
Adding power electronic converters to the basic IPC can make its operating range 
continuous as well as speed up the control action. Therefore, it has been suggested to replace the 
PSTs of the IPC with a modified (dual) UPFC, which presents two series converters and one shunt 
converter. This configuration is called Unified Interphase Power Controller (UIPC) [39]. 
 
Figure 2-1: Single-line schematic diagram of the UIPC 
As shown in Figure 2-1, the UIPC presents two branches: One inductive and the other 
capacitive. The inductive branch consists of VSC1 connected in series with an inductor through a 
series-coupling transformer T1. The capacitive branch consists of VSC2 connected in series with 
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a capacitor through a series-coupling transformer T2. VSC1 and VSC2 share the same DC link 
with VSC3, which is connected in shunt with the sending end through shunt coupling transformer 
T3. The UIPC is of the tuned type like the basic IPC. That is, XLA = -XCA = XA.  
For this type of IPC, the main component is the dual UPFC. Therefore, a review of the 
UPFC and its use in the UIPC application is addressed in the following subsection.  
2.2.1. The Unified Power Flow Controller (UPFC) 
The UPFC is a multi-functional FACTs device based on the back–to–back voltage source 
converter (VSC) configuration and was introduced by Gyugi in 1991[48]. One VSC is connected 
in shunt while the other is connected in series with a transmission line as shown in Figure 2-2. The 
UPFC can control the most important power flow parameters (voltage, angle, and line impedance) 
simultaneously or selectively. As a result, the flow of active and reactive powers in the line can be 
controlled independently by the UPFC. This feature is the main reason for adding the adjective 
“Unified” to the name of this FACTs device to form its abbreviations ‘UPFC’ [15].  
 
Figure 2-2: Simple diagram of the UPFC 
2.2.2.  The Operation Principle of the UPFC 
Referring to Figure 2-2, the VSC1 of the UPFC will inject a voltage in series with the 
transmission line. In this way, one can create a voltage at the sending end of the transmission line, 
different from the one of the sending end bus, what allows the power flow through the transmission 
line to be controlled. The shunt VSC2 will inject/absorb reactive power to regulate the voltage 
magnitude at the sending end bus and provide a path for the active power exchanged between the 
series VSC1 and the transmission line.   
The power flow control and the voltage regulation can be achieved by varying the control 
variables of the UPFC. These are the magnitude, and the angle of the series injected voltage, Vinj, 
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and ρ, and the magnitude and the angle of the shunt injected voltage, Vsh, and δsh. Varying the 
control variables of the UPFC in a certain way will lead to making the UPFC work in different 
operation modes. It can work as STATCOM, SSSC, SPC, or a combination of them all (multi-
functional mode or UPFC mode) [42]. For this work, only two operation modes will be considered, 
the SPS operation mode and the UPFC operation mode. Brief descriptions of these two modes of 
the UPFC are presented below: 
1- Symmetrical or ideal Static Phase shifter (SPS) mode, see Figure 2-3 (A). This operation 
mode results in the same voltage magnitude at the two sides, like the symmetrical PST.  
The only change will be on the angle of the voltage. 
2- The multi-functional (UPFC) mode, see Figure 2-3 (B): In this mode, the UPFC can control 
the angle, reactance, and voltage magnitude simultaneously.  
 
Figure 2-3: The considered operations modes of the UPFC (SPS, and UPFC mode) for the UIPC application [42] 
2.2.3. The operations principle of the Unified Interphase Power Controller (UIPC) 
As can be seen from Figure 2-4, the series VSC1 will inject a voltage in the inductive 
branch, VinjL, and the series VSC2 will inject a voltage in the capacitive branch, VinjC.  The shunt 




Figure 2-4: Schematic diagram of the UIPC showing the three VSCs and the voltages and currents in the various 
nodes and branches, respectively 
The injected voltages of series VSC1 and VSC2 in their complex forms can be expressed as: 
V𝑖𝑛𝑗𝐿 = 𝑉𝑖𝑛𝑗𝐿∠𝛿𝑖𝑛𝑗𝐿 = 𝑉𝑖𝑛𝑗𝐿∠(𝛿 + 𝜌1) (2.1) 
V𝑖𝑛𝑗𝐶 = 𝑉𝑖𝑛𝑗𝐶∠𝛿𝑖𝑛𝑗𝐶 = 𝑉𝑖𝑛𝑗𝐶∠(𝛿 + 𝜌2) (2.2) 
Where VinjL and VinjC are the magnitudes of the injected voltage of series VSC1 and VSC2 
respectively. The angles δinjL and δinjC are the phase angles of the injected voltages of VSC1 and 
VSC2 respectively with respect to the reference voltage (Vr in this study). The angles δinjL and δinjC 
can be substituted by (δ +ρ1) and (δ +ρ2) respectively. Where, δ is the phase angle of the sending 
end voltage, Vs, and ρ1 and ρ2 are the angles of VinjL and VinjC with respect to Vs.  Since δ is an 
uncontrollable but measurable parameter, it is preferable to use ρ1 and ρ2 as the control variable 
angles of the injected voltages instead of angles, δinjL, and δinjC that include δ.  
The injected voltages, VinjL, and VinjC by the two series VSCs will be resulting in new 
voltages, VL, and VC, at the connection points between the coupling transformers, T1 and T2, and 
the series reactance, XA of both branches of the UIPC. They are equal to: 
V𝐿 = 𝑉𝐿∠(𝛿 + 𝜑1) = V𝑆 + V𝑖𝑛𝑗𝐿 (2.3) 
V𝐶 = 𝑉𝐶∠(𝛿 + 𝜑2) = V𝑆 + V𝑖𝑛𝑗𝐶  (2.4) 
Where, (δ+φ1) and (δ+φ2) are the angles of VL and VC with respect to the voltage reference 
(Vr), respectively. Where φ1 and φ2 are the angles of VL and VC with respect to Vs, respectively. 
With the assumption that the voltage magnitude of Vs is equal to its rated value, and δ is an 
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uncontrollable parameter, it could be noted from (2.3) and (2.4), that the only way to control VL 
and VC and their angles are by controlling the series injected voltage magnitudes, VinjL, and VinjC, 
and their angles, ρ1 and ρ2. Based on this statement, one could say that the angles ρ1 and ρ2 and the 
voltage magnitudes, VinjL, and VinjC, of the series, injected voltages in both branches are the main 
control parameters of the UIPC.  
The shunt VSC3 can inject/absorb a shunt current to regulate the voltage at the sending 
end.  The shunt VSC3 will also provide a path for the active power exchanged between the series 
VSCs and branches of the UIPC so as to regulate the voltage in the intermediate DC bus. Since 
this chapter aims to use the UIPC to control the active and reactive power flowing through the 
transmission line, the voltage regulation feature by the shunt VSC3 will be disregarded. 
Bearing in mind that the UPFC is the main component of the UIPC, the operation modes 
of the UIPC will be the same as the ones mentioned for the UPFC. For this Chapter, two operation 
modes will be considered what leads to having two types of UIPC. The first is the ideal SPS 
operation mode that corresponds to the conventional approach of the UIPC, the SPS-based UIPC. 
The second is the UPFC operation mode that corresponds to the proposed approach for this work, 
the UPFC-based UIPC. In the following sections, the mathematical models, control limits and the 
methods for calculating the control parameters will be addressed individually for each UIPC (the 
SPS-based UIPC and the UPFC-based UIPC).   
Before moving to the next sections, three assumptions will be made. First, the equivalent 
reactance of each branch, XA , is equal to the sum of the leakage reactance of the series coupling 
transformer and the main reactance of each UIPC`s branch; (XA =XLA= XL + XTranf) and (XA =-
XCA= -XC + XTranf). The second one, which is following the previous works in the IPC topic by 
many authors,  the series passive elements of the UIPC, are assumed either purely inductive or 
purely capacitive (lossless series elements) [16].  Finally, the series coupling transformers are 
assumed to be ideal transformers. These assumptions are significant to simplify the derivation of 
equations of the UIPC in steady-state cases. 
2.3. The Conventional (SPS-based) UIPC 
The basic control scheme of the UIPC concerns the operation of the dual UPFC of 




Figure 2-5: The equivalent circuit of the UIPC controlled as two SPSs. 
2.3.1. Mathematical Model of the SPS-based UIPC 
The conventional (SPS-based) UIPC, shown in Figure 2-5 presents two SPSs, one in each 
branch. They are assumed to be of the symmetrical type [26]. Therefore, the magnitude of Vs is 
equal to the magnitude of VL and VC, (VL = VC = VS).  On the other hand, VL and VC are shifted 
with respect to Vs, by using the SPSs of the inductive and the capacitive branches by angles φ1 and 
φ2, respectively. The angles, φ1 and φ2, are the main control variables of the SPS-based UIPC. VL 
and VC can be expressed as: 
 V𝐿 = 𝑉𝑠∠(𝛿 + 𝜑1) (2.5) 
 V𝐶 = 𝑉𝑠∠(𝛿 + 𝜑2) (2.6) 
The relations between the shift angles, φ1 and φ2 and the injected voltage magnitudes of 
both series VSCs, VinjL and VinjC, and their angles, ρ1, and ρ2 are: 
 










  , where “+” is for 𝜑1 > 0° and “– “is for 𝜑1 < 0°  (2.8) 
 











   where “+” is for  𝜑2> 0° and “– “is for𝜑2  < 0°  (2.10) 
From Figure 2-5, the current flowing through the transmission line, ITL, is equal to the sum 
of the currents flowing through the inductive and the capacitive branches of the IPC, IL, and IC, 
respectively. 
 I 𝑇𝐿 = I 𝐿 + I 𝐶    (2.11) 
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IL and IC can be expressed as: 
 
I 𝐿 = 𝐼𝐿∠𝜙𝐿 =





I 𝐶 = 𝐼𝐶∠𝜙𝐶 =




Where IL and 𝜙𝐿 are the magnitude and the angle of inductive branch current. IC and 𝜙𝐶  are the 
magnitude and the angle of capacitive branch current. Vm and δm are the magnitude and the angle 
of the input voltage to the transmission line.  
By substituting (2.12) and (2.13) into (2.11), ITL becomes:  
I 𝑇𝐿 = 𝐼𝑇𝐿∠𝜙𝑇𝐿 =
𝑉𝑠∠(𝛿 + 𝜑1) − 𝑉𝑠∠(𝛿 + 𝜑2)
𝑗𝑋𝐴







Where, ITL and ϕTL are the magnitude and angle of the transmission line current. 
Then, one can compute Vm and the active and reactive power at the receiving end (PR and QR) as: 
 



































From (2.14) to (2.17), it can be noted that all quantities are functions of the magnitude of 
the sending and receiving end voltages, Vs and Vr, their phase difference, δ, and the magnitude of 
the UIPC impedances, XA. Vs, Vr, and XA are assumed to be known and fixed while δ is variable. 
(2.14) to (2.17) are also functions of the main control variables of the SPS-based UIPC, φ1, and φ2. 
2.3.2. Control Limits of the SPS-UIPC 
In the SPS control mode, the phase shifting angle (φ) is created by injecting a voltage (Vinj) 
in series with the transmission line. The relation between the magnitude of the injected voltage 
(Vinj) and angle φ for a symmetrical SPS is: 
 






From (2.18), one can note that the range of φ depends on the magnitude of the maximum 
injected voltage (Vinj-max) of the SPS. In this work, Vinj-max is assumed to be around 0.25pu. Thus, 
the limits of φ1 and φ2 are: 
 −14.46𝑜 ≤ 𝜑1 & 𝜑2 ≤ 14.46
𝑜 (2.19) 
2.3.2. Calculation of the Control Parameters of the SPS-based UIPC  
The aim of the SPS-UIPC is to control the power flow (current flow) through the 














The calculated values of φ1 and φ2 are used to calculate the current flow in each branch of 
the SPS-based UIPC and the required injected voltage by each SPS according to:  
   
 









Then, the magnitude of the injected apparent power by each series VSC is equal to:   
 𝑆𝑖𝑛𝑗𝐿 = 𝑉𝑖𝑛𝑗𝐿−𝑆𝑃𝑆 × 𝐼𝐿 (2.24) 
 𝑆𝑖𝑛𝑗𝐶 = 𝑉𝑖𝑛𝑗𝐶−𝑆𝑃𝑆 × 𝐼𝐶  (2.25) 
2.4. The Proposed (UPFC-based) UIPC 
In the proposed scheme (UPFC-based UIPC), the action of the dual UPFC will not be 
limited to phase shifting. It will inject a voltage in series with the inductive and capacitor branches 
that can also correspond to a virtual impedance. This approach provides more flexibility in terms 
of control, but the magnitude of VL and VC will not be equal to that at the sending end of the 
transmission line (VL≠VC≠VS). 
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2.4.1. Mathematical Model of the UPFC-based UIPC 
The series VSC1 and VSC2 of the UIPC, shown in Figure 2-4, will inject voltages, VinjL, 
and VinjC in series with the inductive and the capacitive branches resulting in new voltages, VL, 
and VC. The injected voltages, VinjL and VinjC, will not only lead to varying the angles of VL, and 
VC (φ1 and φ2) but also will lead to varying the voltage magnitudes of VL, and VC (VL and VC). 
Thus, VL≠VC≠VS in the UPFC- UIPC, unlike the SPS-based UIPC case. The following quantities 
can be derived for the UPFC-based UIPC:  
I 𝐿 =


















sin(𝛿 + 𝜌1) −
𝑉𝑖𝑛𝑗𝐶𝑉𝑟
𝑋𝐴




cos(𝛿 + 𝜌1) −
𝑉𝑖𝑛𝑗𝐶𝑉𝑟
𝑋𝐴
cos(𝛿 + 𝜌2) (2.31) 
 From (2.28) -(2.31), one notes that all quantities are functions of Vr, and XA, considered to 
be fixed. They are also functions of the magnitudes of the series injected voltages VinjL and VinjC, 
and their angles, ρ1 and ρ2.  These four control variables of the UFPC-based UIPC provide a more 
flexible way to control the current flow through the transmission line. Before studying how to 
calculate VinjL, ρ1, VinjC and ρ2 to achieve the desired current flow through the transmission line, it 
is important to define their control ranges. This will be done in the next subsection. 
2.4.2. Control Limits of the UPFC-based UIPC 
The control range of the angles of the series injected voltages by VSC1 and VSC2, ρ1 and 
ρ2 are assumed to be within a fully controlled range, (0 ≤  ρ1 & ρ2  ≤ 2π) [49]. The control ranges 
of VinjL and VinjC, are assumed to 0.25 pu same as the SPS-based UIPC [15]. As a result, the control 
ranges of the main control variables of the UPFC-based UIPC are: 
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 (0 ≤  𝑉𝑖𝑛𝑗𝐿 &𝑉𝑖𝑛𝑗𝐶 ≤  0.25𝑝𝑢) (2.32) 
 (0 ≤  𝜌1 & 𝜌2  ≤  2𝜋) (2.33) 
2.4.3. Calculation of the Control Parameters of the UPFC- based UIPC  
Assuming that the desired complex current flowing in the transmission line is known, it 
can be used to calculate the required values of VinjL, ρ1, VinjC, and ρ2. Using (2.28), the transmission 











𝑉𝑖𝑛𝑗𝐶 cos(𝛿 + 𝜌2) − 𝑉𝑖𝑛𝑗𝐿 cos(𝛿 + 𝜌1)
𝑉𝑖𝑛𝑗𝐿 sin  (𝛿 + 𝜌2) − 𝑉𝑖𝑛𝑗𝐶 sin(𝛿 + 𝜌2)
] (2.35) 
From the (2.34) and (2.35), one can note that finding the main control variables of the 
UPFC-based UIPC is not as straightforward as the SPS-based UIPC case. This is because there are 
only two equations and four unknowns. Thus, a certain approach needs to be applied to find these 
unknown variables. 
The proposed approach in this work is to calculate the UPFC-based UIPC control variables 
by splitting the real and imaginary parts of the transmission line current among the inductive and 
capacitive branches as a function of sharing factors, α and β, bounded between 0 and 1. That is,  
 I𝐿 = 𝛼 ×  𝑅𝑒(I𝑇𝐿) + 𝑗𝛽 × 𝐼𝑚(I𝑇𝐿) (2.36) 
 I𝐶 = (1 − 𝛼) ×  𝑅𝑒(I𝑇𝐿) + 𝑗(1 − 𝛽) × 𝐼𝑚(I𝑇𝐿) (2.37) 
These will affect the internal voltages of the UIPC as  
 V 𝐿 = V 𝑚 + 𝑗𝑋𝐴I𝐿 (2.38) 
 V 𝐶 = V 𝑚 − 𝑗𝑋𝐴 I𝐶 (2.39) 
 V 𝑖𝑛𝑗𝐿 = V 𝐿 − V 𝑆 (2.40) 
 V 𝑖𝑛𝑗𝐶 = V 𝐶 − V 𝑆 (2.41) 
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Since the required equations are now based on the sharing factors, α, and β, one should be 
able to find a combination of the UPFC-based UIPC control variables (VinjL, ρ1, VinjC, and ρ2) that 
realizes the desired transmission line current, ideally without violation of the injected voltage 
limits constraints and the bounds of α and β. This task can be done using optimization techniques, 
which will be discussed in the next subsection. 
2.4.4. Parameters Calculation by Means of Optimization 
The general form of a problem in optimization  
 minimize/maximize f(x) Subject to   𝑥 ∈ Ω   
Where, f(x) is the the cost function (CF) that will be minimized or maximized, and x is the variable 
that will be obtained to min/max f(x), and finally, Ω is the set of feasible values of variable x that 
meets the constraints [50].  
One function worth minimizing is the apparent power injected by VSC1 and VSC2, which 
should lead to reduced power losses and lower stress on the switches. Therefore, the target of the 
optimization is: 
 







It is subject to two types of constraints,  
1- Bound constraints 
 0 ≤  𝛼 ≤ 1  &  0 ≤  𝛽 ≤ 1 (2.43) 
2- Nonlinear inequality constraints  
 
𝐶1 = 𝑉𝑖𝑛𝑗𝐿 ≤ 0.25 
 𝐶2 = 𝑉𝑖𝑛𝑗𝐶 ≤ 0.25 
(2.44) 
Where 0.25 is the maximum value of the injected voltage magntute. 
The objective function and constraints are rewritten as functions of α and β in the 
optimization program (MATLAB). In MATLAB’s optimization toolbox, there are many built-in 
functions. Since the cost function is a function of two variables (α and β) and the constraints 
includes inequality nonlinear constraint functions, and the main task of the optimization is to 
minimize them, the selected built-in function is fmincon (Find a minimum of constrained nonlinear 
multivariable function) [51]. 
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2.5. Case Study 
The electrical system used for this study is a simple 2-node transmission system with the 
UIPC connected at the sending end shown in Figure 2-6. The system voltage is 230 kV, the rated 
frequency is 60 Hz, and the base power is 100 MVA. The system parameters in pu are given in 
Table 2-1. 
 
Figure 2-6: The 2-node transmission system with the UIPC connected at the sending end 
Table 2-1: The System parameters 
Vs Vr δ XTL XA 
1pu 1pu 0° ≤ δ ≤ 30° 0.4pu 0.35pu 
  Other important parameters that are assumed to be given as mentioned before are the 
desired magnitude, and the angle of the transmission line current, ITL-des and ϕTL-des respectively. 
Table 2-2 gives the different control limits of ITL-des for different values of δ. 
Table 2-2: The transmission line current control range for different δ 
δ (°) ITL-unc ITL-des (max(UIPC) ITL-des (min(UIPC) The control limit 
0 0 0.6 0 0 ≤ITL(UIPC) ≤0.6 
5 0.2181≈0.2 0.6 0 0≤ITL(UIPC)≤0.6 
10 0.4358≈0.4 0.6 0 0≤ITL(UIPC)≤0.6 
15 0.6526≈0.6 0.7 0.1 0.1≤ITL(UIPC)≤0.7 
20 0.8682≈0.9 0.9 0.3 0.3≤ITL(UIPC)≤0.9 
25 1.0822≈1.1 1.1 0.5 0.5≤ITL(UIPC)≤1.1 
30 1.2941=1.3 1.3 0.7 0.7≤ITL(UIPC)≤1.3 
where ITL-unc is the current magnitude for an uncompensated transmission line case (no UIPC, is 
connected to the transmission line).  
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For this work, three desired values of the transmission line current angle, ϕTL-des, are 
considered. These three values of ϕTL-des, which are corresponded to three Power Factor (PF) cases 
at the receiving end of the transmission line, are: ϕTL-des = 0° (PF = 1), ϕTL-des = 36.87° (PF = 
0.8/leading), and ϕTL-des = -36.87° (PF = 0.8/lagging). The results with each value of ϕITL-des (PF) 
will be presented separately as three main cases. 
These three PF cases will be used to compare the performance of the conventional (SPS-
based) UIPC and the proposed (UPFC-based) UIPC when operating in a certain control range of 
ITL-des for different values of δ. Furthermore, they will be used to compare the ability of the two 
control schemes to supply or absorb reactive power within a certain range. For each case, δ and 
ITL-des will be varied based on their defined ranges, which were mentioned in Table 2-1 and Table 
2-2, respectively. 
In order to compare the results of the SPS-based UIPC with the results of the UPFC- based 
UIPC for each case, each quantity of each branch of the SPS-UIPC is presented in the same plot 
with the quantity that corresponds to the same branch of the UPFC-UIPC. For example, the voltage 
injected by VSC1 for the SPS-UIPC is denoted as VinjL-SPS and is plotted at the same subplot as that 
for the UPFC-UIPC, denoted as VinjL-UPFC.  
In the case of the SPS-UIPC, the desired values of ITL-des and ϕTL-des are used to calculate 
the required angles of the 2 SPS, φ1 and φ2 using (2.20) and (2.21). For the case of the UPFC-
UIPC, the approach is to run the optimization program to minimize the magnitudes of SinjL and 
SinjC using the cost function of (2.42) without exceeding the injected voltage limits of VSC1 and 
VSC2 and keeping α and β within their defined bounds. 
2.5.1.  The Unity Power Factor (UPF) Case (PF = 1) 
  For the UPF case (ϕTL-des = 0°), the receiving end of the power system shown in Figure 2-6 
does not supply nor absorb reactive power (Qr = 0pu). Therefore, the reactive power absorbed by 
the transmission line has to be supplied by the UIPC and the sending end of the system. 
The figures below show the results of different quantities; those required by the SPS-UIPC 
and UPFC-UIPC to achieve different desired control ranges of ITL-des for different values of δ for 
the UPF case (ϕITL = 0°). 
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From Figure 2-7 (A) and (B), one sees that the values of VinjL-UPFC and VinjC-UPFC did not 
exceed the maximum limit (0.25pu, the red line). Figure 2-7 (A) shows that VinjL-SPS is higher than 
VinjL-UPFC in many cases. Although VinjL-UPFC is higher than VinjL-SPS for few cases, it is still within 
its defined limit. Figure 2-7 (B) shows that VinjC-SPS is higher than VinjC-UPFC for all values of δ and 
all current values defined within its control range. 
The overall comparison of the injected voltages by both UIPCs shows that both series 
VSCs of the UPFC-UIPC are required to inject less voltage than the ones corresponding to the 
SPS-UIPC. 
 
Figure 2-7: Comparison of the results (A) VinjL-SPS and VinjL-UPFC (B) VinjC-SPS and VinjC-UPFC; for different values of ITL 
and δ and the UPF case (PF=1). 
Since the injected voltages of both SPSs, VinjL-SPS and VinjC-SPS, are directly related to the 
phase shifts angles, φ1 and φ2, as per (2.22) and (2.23), no comments will be made on whether the 
phase shifting angles exceed the maximum value. 
From Figure 2-8 (A), one can see that the currents flowing through the inductive branches of 
both UIPCs do not exceed the desired value of ITL for all the defined control range of ITL and all δ 
values. In many cases, IL-UPFC is smaller than IL-SPS. From Figure 2-8 (B), one can note that IC-SPS is 
higher than   IC-UPFC. More importantly, IC-SPS is higher than the desired value of ITL for all the 
defined control range of ITL and δ values. The values of IC-SPS are high enough from ITL to make the 
difference between them (which is equal to IL SPS) more than half of ITL-des. On the other hand, IC-
UPFC is always smaller than ITL for all the defined control range of ITL and δ. 
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In short, the current values of both branches in the case of the SPS-UIPC are higher than in 
the UPFC-UIPC case. The high values of IC_SPS and IL SPS will lead to increases power losses in 
both series VSCs of the SPS-UIPC. 
 
Figure 2-8: Comparison of the results (A) The absolute values of  IL-SPS & IL-UPFC, and ITL (B) The absolute values of 
IC-SPS & IC-UPFC and ITL; for different values of ITL, δ, and PF=1 
Figure 2-9 (A) shows that SinjL-SPS is higher than SinjL-UPFC in many cases. Figure 2-9 (B) 
shows that SinjC-SPS is higher than SinjC-UPFC for all δ values for all current values defined in its 
control range. In other words, the series VSCs of the SPS-UIPC injected more apparent power than 
the series VSCs of the UPFC-UIPC. This is expected for the capacitive branch of the SPS-UIPC 
since the current flowing in this branch and the injected voltage are quite high. 
 
Figure 2-9: Comparison of the results (A) SinjL-SPS and SinjL-UPFC (B) SinjC-SPS and SinjC-UPFC; for different values of ITL 
and δ and PF=1 
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Figure 2-10 (A) and (B) show that the voltage magnitudes at the connection points between 
the series VSCs and the series reactance of both branches of the SPS-UIPC, VL-SPS, and VC-SPS, is 
always constant and equal to Vs. This is expected since the SPSs considered in this work are of the 
symmetrical type. On the other hand, VL-UPFC and VC-UPFC for the UPFC-based UIPC are variable, 
unlike VL-SPS and VC-SPS. Figure 2-10 (A), the values of VL-UPFC increase as ITL increases to high 
values defined within its desired control range for a given δ. These values of VL-UPFC are increased 
to unacceptable values, above 1.1pu, in some cases. In contrast, the values of VC-UPFC are still 
within the acceptable limits for all values of ITL as can be seen in Figure 2-10 (B). 
 
Figure 2-10: Comparison of the results (A) VL-SPS and VC-SPS (B) VL-UPFC and VC- UPFC; for different values of ITL and 
δ and for PF = 1. 
2.5.2. PF = 0.8/ Leading Case 
For the leading PF case with a value equal to 0.8 (ϕITL = 36.87°), the receiving end of the 
power system shown in Figure 2-6, will supply reactive power to the transmission line. The surplus 
of reactive power, if any, has to be absorbed by the UIPC. The figures below show the results of 
different quantities; those required by the SPS-UIPC an UPFC-UIPC to achieve different desired 
control ranges of ITL for different values of δ and for the leading PF case with a value of 0.8. 
From Figure 2-11 (A) and (B), it is clear that the response of the SPS-UIPC in this case 
(leading PF) is different from the UPF case. This is because the UIPC might have to absorb a 
portion of the reactive power that is supplied by the receiving end. The values of VinjL-SPS and VinjC-
SPS are quite high for many cases.  
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For the UPFC-UIPC, one can note that the limit of the injected voltages has been exceeded 
in a few cases. The worst value for VinjL-UPFC is 0.282pu when ITL = 1.3pu and δ = 30°. While the 
worst case for VinjC-UPFC is 0.286pu when ITL = 1.3pu and δ = 30°. Nevertheless, these values of 
VinjL-UPFC and VinjC-UPFC are still smaller than the values of VinjL-SPS and VinjC-SPS. The angles of the 
SPSs, φ1, and φ2 follow the variation of the injected voltages, VinjL-SPS and VinjC-SPS.  
 
Figure 2-11: Comparison of the results (A) VinjL-SPS and VinjL-UPFC (B) VinjC-SPS and VinjC-UPFC; for different values of 
ITL and δ and for PF=0.8/leading. 
From Figure 2-12 (A) and (B), one can see that IL-SPS and IC_SPS are higher than IL-UPFC and 
IC-UPF, respectively. For this case (leading PF), not only IC_SPS is higher than the desired value of 
ITL but also IL-SPS. On the other hand, IL-UPFC and IC-UPFC are always smaller than ITL for all the 
defined range of ITL and δ values. In summary, the currents of both branches in the case of the 
SPS-UIPC are higher than in the UPFC-UIPC case. The high values of IC_SPS and IL SPS will lead to 
increased power losses in both series VSCs. If the UPF and leading PF cases are compared, the 




Figure 2-12: Comparison of the results (A) The absolute values of  IL-SPS & IL-UPFC, and ITL (B) The absolute values 
of IC-SPS & IC-UPFC and ITL; for different values of ITL and δ and PF=0.8/leading 
Figure 2-13 (A) and (B) show that SinjL-SPS is higher than SinjL-UPFC and that SinjC-SPS is higher 
than SinjC-UPFC in most cases. With respect to the UPF case, SinjL-SPS and SinjC-SPS are quite large for 
the leading PF case. On the other hand, SinjL-UPFC and SinjC-UPFC are almost like the UPF case. 
 
Figure 2-13: Comparison of the results (A) SinjL-SPS and SinjL-UPFC (B) SinjC-SPS and SinjC-UPFC; for different values of ITL 
and δ and PF=0.8/leading 
Figure 2-14 (A) and (B) show that VL-SPS and VC-SPS, are always constant and equal to Vs (1pu 
in this case) like in the UPF case. On the other hand, VL-UPFC and VC- UPFC vary. The values of VL-
UPFC and VC- UPFC drop below 1pu for all values of ITL greater than zero. The values of VC-UPFC are 
still within the acceptable limit. In the other hand, the values of VL- UPFC are quite low and 
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sometimes exceed, 0.9pu, especially for high ITL. Nevertheless, the UIPC components can be 
designed to accept certain levels of its internal voltages, VL- UPFC and VC- UPFC. 
 
Figure 2-14: Comparison of the results (A) VL-SPS and VL-UPFC (B) VC-SPS and VC- UPFC; for different values of ITL and 
δ and PF=0.8/leading 
2.5.3.  PF = 0.8/ Lagging Case 
For the lagging PF case with a value equal to 0.8 (ϕITL = -36.87°), the receiving end of the 
power system shown in Figure 2-6 will absorb reactive power from the system. Therefore, the 
UIPC has to supply this absorbed reactive power by the receiving end of the system. The figures 
below show the results of different quantities; those required by the SPS-UIPC and UPFC-UIPC 
to achieve different desired control ranges of ITL for different values of δ.  
From Figure 2-15 (A) and (B), it is clear that the response of the SPS-UIPC to the case of 
lagging PF is different from the previous ones. The values of VinjL-SPS and VinjC-SPS are quite high 
for all magnitudes of ITL that are defined within the desired control range for a given δ.  From 
Figure 2-15 (A) and (B), one sees that the values of VinjL-UPFC and VinjC-UPFC exceed the maximum 
limit (0.25pu, the red line) many times. The worst case for VinjL-UPFC is 0.345pu when ITL = 1.3pu 
and δ = 30°. Conversely, the worst case for VinjC-UPFC is 0.295pu when ITL = 0.7pu and δ = 30°. 





Figure 2-15: Comparison of the results (A) VinjL-SPS and VinjL-UPFC (B) VinjC-SPS and VinjC-UPFC; for different values of ITL 
and δ and PF=0.8/lagging 
From Figure 2-16 (A) and (B), one sees that IL-SPS and IC_SPS are higher than IL-UPFC and IC-
UPF, respectively. Moreover, IL-SPS and IC_SPS for lagging PF are higher than the ones corresponding 
to the UPF and leading PF cases. The absolute values of IL-SPS and IC_SPS are higher than the desired 
value of ITL for all defined control ranges of ITL and all δ. On the other hand, IL-UPFC and IC-UPFC are 
always smaller than ITL for all defined control ranges of ITL and δ. 
 
Figure 2-16: Comparison of the results (A) Absolute values of IL-SPS and IL-UPFC and ITL (B) Absolute values of  IC_SPS 
and IC-UPFC, and ITL; for different values of ITL and δ and PF=0.8/lagging 
Figure 2-17 (A) and (B) show that the same conclusion can be reached for the lagging PF 
case as the UPF and the leading PF cases in terms of the comparison between SinjL-SPS and SinjL-
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UPFC or SinjC-SPS and SinjC-UPFC. Both series VSCs of the UPFC-UIPC inject less apparent power than 
the SPS-UIPC. In terms of the comparison between the injected apparent powers by the same series 
VSC of the same IPC (SPS-UIPC or UPFC-UIPC) for the UPF case or leading PF case, and the 
lagging PF case, the results for this case are much worse for the SPS-UIPC and almost similar for 
the UPFC-UIPC.    
 
Figure 2-17: Comparison of the results (A) SinjL-SPS and SinjL-UPFC (B) SinjC-SPS and SinjC-UPFC; for different values of ITL 
and δ and PF=0.8/lagging 
 To sum up, the values of the injected apparent power by the VSCs of both branches of the 
SPS-UIPC are higher than those of the UPFC-based UIPC. The high values of SinjL-SPS and SinjC-SPS 
will lead to increased power losses in both series VSCs. 
Figure 2-18 (A) and (B) show that VL-SPS and VC-SPS, are always constant at 1pu like in the 
other cases. On the other hand, VL-UPFC and VC- UPFC vary. The values of VL-UPFC raised above 1pu 
for all values of ITL greater than zero and exceeded the acceptable limit, 1.1pu especially for high 
ITL. The values of VC- UPFC are still with the acceptable limit.  
In terms of comparison between different PF cases, the resulting voltage in the capacitive 
branch of the UPFC-UIPC, VC-UPFC, is usually within its acceptable limit. However, the resulting 
voltage in the inductive branch of the UPFC-UIPC, VL-UPFC, raised to an unacceptable value         




Figure 2-18: Comparison of the results (A) VL-SPS and VC-SPS (B) VL-UPFC and VC- UPFC; for different values of ITL and 
δ and for PF=0.8/lagging 
2.5.4. Comparison of the Numecrcal Results of the SPS-UIPC and the UPFC-based UIPC 
The purpose of this subsection is to give a summary of the results, to determine the gains 
from using the UPFC-UIPC over the SPS-UIPC in terms of values of the injected voltage, and 
injected apparent power by the series VSCs that are required to achieve a certain control range of 
ITL for different δ and for different power factors. The maximum values of the quantities mentioned 
above are given in Table 2-3.  
From Table 2-3, one can see that the SPS-UIPC has to inject more voltage with its series 
VSCs than the UPFC-UIPC. If the worst cases are considered, which occur for PF = 0.8 lagging, 
the rated voltage of the series VSC in the inductive branch of the SPS-UIPC has to be almost three 
times that of the UPFC-UIPC.  For the capacitive branch, the rated voltage of the series VSC of 
the SPS-UIPC has to be more than four times that of the series VSC of the UPFC-UIPC.  
Table 2-3 also shows the maximum injected apparent power of both series VSCs that are 
required to achieve a certain range of ITL-des for different δ and for different power factors. Like for 
the injected voltage, the worst case, PF = 0.8 lagging, is considered. The rated power of the series 
VSC in the inductive branch of the SPS-UIPC has to be almost nine times that of the UPFC-UIPC. 
For the capacitive branch, the result is even worse. The rated power of the series VSC of the SPS-
UIPC should be more than fifteen times that of the series VSC of the UPFC-UIPC. 
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Table 2-3: The Comparison of Maximum Values Obtained with the SPS-based UIPC and the UPFC-based UIPC 
Quantities UIPC type 
Power factor value 
UPF  ( PF = 1 ) PF = 0.8/ leading PF = 0.8/ lagging 
The injected voltage of both series VSCs 
VinjL-max (pu) 
SPS-UIPC 0.398 0.731 0.997 
UPFC-UIPC 0.247 0.282 0.345 
VinjC-max (pu) 
SPS-UIPC 0.735 0.616 1.286 
UPFC-UIPC 0.248 0.286 0.295 
The injected power of both series VSCs 
SinjL (pu) 
SPS-UIPC 0.246 1.133 2.348 
UPFC-UIPC 0.160 0.221 0.271 
SinjC (pu) 
SPS-UIPC 1.572 1.017 4.991 
UPFC-UIPC 0.161 0.158 0.317 
Another important aspect to consider is the real and the reactive powers injected by each 
VSC. The former seems to be more relevant since it will have to flow through the shunt inverter 
(VSC3) of the dual UPFC. The values of Pinj and Qinj for the two series VSCs that that are required 
to achieve a line current of 1.3 pu at δ = 30° are shown in Table 2-4. PinjL and QinjL refer to VSC1 
and PinjC, and QinjC refer to VSC2, respectively.  
Table 2-4: The Injected Active and Reactive Power of both Series VSCs at δ = 30° and ITL-des = 1.3 pu 
Quantities UIPC type 
Power factor value 
UPF  (PF =1) PF = 0.8/ leading PF = 0.8/ lagging 
PinjL (pu) 
SPS-UIPC -0.110 -0.189 -1.138 
UPFC-UIPC 0.087 -0.105 0.310 
QinjL (pu) 
SPS-UIPC 0.220 0.289 2.053 
UPFC-UIPC 0.135 0.108 0.0235 
PinjC (pu) 
SPS-UIPC 0.285 -0.062 1.667 
UPFC-UIPC 0.087 -0.146 0.213 
QinjC (pu) 
SPS-UIPC -1.546 -0.036 -4.705 
UPFC-UIPC -0.135 -0.166 -0.027 
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From Table 2-4 one can see that the values of Pinj and Qinj for the proposed (UPFC-UIPC) 
case are smaller than for the conventional (SPS-UIPC) scheme, with the exception of the case of 
leading PF for VSC2, in the capacitive branch. 
2.6. Summary  
In this chapter, the use of the full features of the dual UPFC inherent to the UIPC was 
investigated, and its performance was compared with the basic control strategy, the SPS-based 
UIPC. For the UPFC-based UIPC, it was proposed to use an optimization technique to determine 
the increased number of control parameters. Then, a simple case study was used to compare the 
voltage, current and apparent power quantities of both UIPCs to control the transmission line 
current to different desired values for different values of angle δ, and for different target values of 
power factors at the receiving end. It was shown that in most cases, the UPFC-UIPC has to inject 
lower voltages and conduct lower currents in the two branches than in the SPS-UIPC, thus resulting 
in much lower apparent power required to impose a desired current in the transmission line. This 
was shown for the system operating with UPF at the receiving end as well as for PF = 0.8, leading 
and lagging. The only drawback of the proposed method (UPFC-UIPC) is a potential overvoltage 





CHAPTER 3. SIMULATION VERIFICATION OF THE UPFC-
BASED UIPC 
3.1. Introduction 
This Chapter presents a simulation verification to validate the numerical results that are 
presented in Chapter 2 and to prove the concept of the proposed control scheme of the UIPC 
(UPFC-based UIPC). A model of the UPFC-based UIPC is developed by using PSCAD/EMTDC. 
PSCAD/EMTDC is a powerful tool for simulating power systems and studying their transient and 
dynamic behaviors [52]. Then, dynamic models of the system required for designing of the control 
loops of the series and shunt branches of the UPFC-based-UIPC are derived.  The double loop PI 
decoupled controller is used to control the shunt branch current and to regulate the DC bus voltage 
of the UPFC-based-UIPC. The Proportional Resonant (PR) controllers are used to synthesize the 
currents of the series branches, to achieve the desired transmission line current magnitude and its 
angle. The performance of these controllers is demonstrated using a simple power system with a 
UIPC connected in series with a transmission line in the time domain.  
3.2. The Unified Interphase Power Controller (UIPC) Model in 
PSCAD/EMTDC 
As shown in Figure 3-1, the main component of the UIPC is the dual UPFC. Therefore, the 
focus of the implementation of the PSCAD model of the UIPC will be on its dual UPFC.  
 
Figure 3-1: The schematic diagram of the UIPC Model 
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3.2.1. The Model of  the Dual UPFC on the PSCAD/EMTDC  
 The dual UPFC, as seen in Figure 3-1, consists of two series components and one shunt 
component sharing a DC link. Some of these component models are taken from the PSCAD Master 
library or PSCAD examples library. For example, the DC capacitor link, Cd, and the 3-phase shunt-
coupling transformer, T3, are available in the PSCAD Master library. The structure of three VSCs 
(VSC1, VSC2, and VSC3), and their gate pattern logic, which are based on Sinusoidal Pulse Width 
Modulation (SPWM), are imported from the PSCAD examples library [53]. These three VSCs are 
of the type two level six pulses (6pls) converter. They are connected to realize the structure of the 
dual UPFC, as shown in Figure 3-2. The series coupling transformers, T1 and T2, are modeled by 
using three single-phase, two winding, transformers for each branch, see Figure 3-3. 
 




Figure 3-3: The connection of three single phase, two winding, and transformers to form the series coupling 
transformers (T1or T2) for each branch of the UPFC-based-UIPC 
3.2.2. The Parameters of the UPFC-based UIPC 
 The parameters of the UIPC that is used for this work are shown in the following tables: 
Table 3-1: The parameters of the series coupling transformer (3-phase) 
Parameters type Parameters value 
Rating 40MVA 
The line-line voltage at the primary side (the 
VSC1 or VSC2 side) 
14.54 kV 
The line to line voltage at the secondary side (the 
inductive or capacitive branch side) 
57.5kV 
Leakage reactance 0.05pu 
Table 3-2: The parameters of the shunt-coupling transformer (3-phase) 
Parameters type Parameters value 
Rating 50MVA 
The line to line voltage at the secondary side (the VSC3 side) 230 kV (Y) 
The line-line voltage at the primary side (the sending end side) 11kV (∆) 
Leakage reactance 0.1pu 
Table 3-3: DC side and the VSCs parameters 
Parameters type Parameters value 
AC Line to Line voltage 14.4kV 
DC rated voltage 25 kV 
DC link capacitor 2000 μF 
Switching scheme SPWM 
Switching frequency (fsw) (85 x 60 Hz) = 5100 Hz 
43 
 
   The final parameters of the UIPC that need to be defined are the size of the series inductor 
of the inductive branch, LL, and the size of the series capacitor of the capacitive branch, CC. In 
Chapter 2, it was mentioned that the value of the equivalent reactance of each branch of the UIPC, 
XA, is the sum of the reactance of each branch (XL or XC) and the leakage reactance of the series-
coupling transformer, XTranf. For the simulation verification case, XTranf should be extracted from 
XA since it is already defined in the PSCAD model of the series-coupling transformer. Then, one 
can find the size of LL and CC that need to be defined for the PSCAD model of the UIPC. The the 
total reactance for each branch considering the tuned type UIPC (XLA = -XCA = XA) are: 
𝑋𝐴 = 𝑋𝐿𝐴 = 𝑋𝐿 + 𝑋𝐿 𝑇𝑟𝑎𝑛𝑓 (3.1) 
𝑋𝐴 = −𝑋𝐶𝐴 = −𝑋𝐶 + 𝑋𝐿 𝑇𝑟𝑎𝑛𝑓  (3.2) 
          Recall the given values of XA and XTranf in pu, the base impedance (Zbase) for the considered 
case study, which were already mentioned in Table 2-1 and Table 3-1, one can find LTranf , LL, and 
CC. Their values are shown in Table 3-4.    
Table 3-4:  The size of LL and Cc 
LTranf LL CC 
0.0146 H 0.4767 H 13.912 μF 
To verify the numerical results from Chapter 2 by using PSCAD model of the UPFC-based 
UIPC, VSC1 and VSC2 of the series branches and VSC3 of the shunt branch should be controlled 
by means of close loop control.  Next section will discuss the controller types and the mathematical 
models that will be used to design the control loops for the shunt and series branches.  
Before discussing the mathematical models of the series branches and the shunt branch of 
the UPFC-based UIPC, general aspects that help to have a proper mathematical model will be 
highlighted. First, to derive the mathematical models of the shunt branch, the series inductive 
branch, and the series capacitive branches, their single line diagrams are extracted from the UPFC-
based UIPC circuit. The circuit of the shunt branch consists of one voltage source, a sending end 
voltage source (Vs). On the other, hand, the circuits of the inductive and the capacitive branches 
consist of two voltage sources, a sending end voltage source (Vs) and a variable m-end voltage 
source, at the transmission line side of the UIPC, (Vm).  Considering the variable Vm voltage in the 
model, instead of the receiving end voltage of the transmission line, will reduce the complexity of 
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the derivation of the dq models of the inductive and the capacitive branches by implicitly including 
the impact of the transmission line impedance in the variable m-end voltage source.  
The second aspect that should be taken into account for the derivation of the mathematical 
models, specifically for the series branches of the UIPC, is the effect of the leakage inductance of 
the series-coupling transformer, LTranf. Since considering LTranf will not lead to a change in the 
order of the system of the inductive branch, its effect will be only on the value of the series 
inductor, LL. However, the case is different for the capacitive branch. Unlike the inductive branch, 
considering LTranf for the capacitive branch will lead to not only to a change in the value of the 
required series capacitor, CC but also a change in the system order from first to second-order.  
The third aspect that should be considered for the derivation of the mathematical models 
is the presence of intrinsic/parasitic resistances in of three branches of the UPFC-based UIPC (the 
shunt and two series branches). These resistance values were not considered in the calculations of 
the references currents using the optimization techniques in Chapter 2, because their values are 
small compared with XA, which will not lead to a noticeable error in the calculated references. 
Moreover, the closed-loop current controllers will compensate for the error, if there is any. Finally, 
for the simulation case, the series-coupling transformers and the shunt-coupling transformer are 
assumed lossless like in Chapter 2. Thus, Rtranf is assumed to be zero, the series resistance of the 
inductive branch, RL, will be equal to RLA, the series resistance of the capacitive branch, RC, will be 
equal to RCA, and the resistance of the shunt branch will be equal to Rsh 
         Based on the aforementioned statements, the single-line circuit of the UPFC-based-UIPC can 




Figure 3-4: The considered UIPC circuit for the control design 
3.3. The Mathematical Model and Control Strategy of the Shunt Converter 
(VSC3) of the UPFC-Based-UIPC 
The shunt VSC3 of the shunt branch plays a significant role in the operation of the UPFC-
based UIPC. It regulates the DC voltage and provides a path for the active power flow, and 
supply/absorb the reactive power to the system and regulate the voltage of the AC bus of the 
UPFC-based UIPC.  
The output active and reactive power of the shunt VSC3 can be controlled independently 
by regulating the current in the q-axis and d-axis, respectively. Consequently, the DC voltage is 
controlled by the q-axis current component and the AC voltage is controlled by the d-axis current 
component of the shunt VSC3. The commonly used double loop PI decouple controller (the 
cascaded PI control) with the synchronous reference frame (dq),   for the shunt branch of the UPFC 
(the STATCOM) is considered in this work [47, 54].  The double loop PI decoupled controller 
system is composed of, the outer voltage loop, and the inner current loop. In order to design these 
loops, the mathematical model in the dq frame of the shunt VSC3 and related grid components 
should be derived. Deriving the mathematical model of the shunt VSC3 in the dq frame results in 
the transfer functions that are important for the design of the inner and the outer loops of the double 
loop PI decouple control.  
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3.3.1. The Mathematical Model of the Inner Current Loop of the Shunt Branch in the dq 
Frame 
 The mathematical model of the shunt branch of the UPFC-based UIPC in the dq frame for 
the inner current loop is similar to the models that have been reported in the literature for the 
STACOM [55]. Thus, its derivation will not be included, and only the expressions that represent 
the shunt branch model and equivalent circuits, in dq frame will be presented. Figure 3-5 shows 
the single line diagram of the shunt branch, which is extracted from the circuit of the UPFC-based- 
UIPC in Figure 3-4. 
 
Figure 3-5: The circuit of the shunt branch 
Although the derivation of the dq model of the shunt branch will not be included in this 
work, one should mention that the Park transformation considered in this work is the “original 
motor notation” [56]. There, the positive d-axis is aligned with the magnetic axis of the field 
winding, and the positive q-axis leads the d-axis by 90. In such a case, the d and q components of 
the grid (reference) voltages are Vd = 0 and Vq = - √2 Vϕ_rms.  
 [f𝑑𝑞0] = [𝑇𝑑𝑞0(𝜃𝑑)][f𝑎𝑏𝑐]    and      [f𝑎𝑏𝑐]  = [𝑇𝑑𝑞0(𝜃𝑑)]
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The two main expressions that represent the shunt branch model are:  
 𝑣𝑠ℎ𝑑 = 𝑣𝑠𝑑 + 𝐿𝑆ℎ
𝑑𝑖𝑠ℎ𝑑
𝑑𝑡 
+ 𝑅𝑠ℎ𝑖𝑠ℎ𝑑 + 𝜔 𝐿𝑠ℎ𝑖𝑠ℎ𝑞 
 
(3.4) 
 𝑣𝑠ℎ𝑞 = 𝑣𝑠𝑞 + 𝐿𝑆ℎ
𝑑𝑖𝑠ℎ𝑞
𝑑𝑡 
+ 𝑅𝑠ℎ𝑖𝑠ℎ𝑞 − 𝜔 𝐿𝑠ℎ𝑖𝑠ℎ𝑑 
 
(3.5) 
The equivalent dq circuits for controller design of the inner current loop for the shunt branch are: 
 
Figure 3-6: The equivalent circuit of the shunt branch (A) d circuit (B) q circuit 
The first and last terms of (3.4) and (3.5) are used as feedforward branches to compensate 
for the variation of the voltage and the effect of the coupling of the d and q currents.  
𝑣𝑠ℎ𝑑 = 𝑣𝑠ℎ𝑑1 + 𝑣𝑠𝑑 + 𝜔 𝐿𝑠ℎ𝑖𝑠ℎ𝑞 (3.6) 
𝑣𝑠ℎ𝑞 = 𝑣𝑠ℎ𝑞1 + 𝑣𝑠𝑞 − 𝜔 𝐿𝑠ℎ𝑖𝑠ℎ𝑑 (3.7) 
Where Vshd1 and Vshq1 are the voltages of VSC3 required to regulate the current in the RL 
DC circuit.   
 Control design of the inner current loop of the shunt branch 
With the utilization of the feedforward (FFW) loops, the current controller can be designed 
considering a decoupled system. The plant of the shunt branch can be represented by an RL circuit, 









𝑠𝜏𝐺 + 1 
  (3.8) 
Where, τshG is the time constant of the inner loop plant of the shunt branch and it equal to Lsh/Rsh 




Figure 3-7: The block diagram for the design of the PI-type controller of the shunt branch (inner current loop) 
It is assumed that the VSC operates with SPWM and a switching frequency (fsw) of 5 kHz. 
The PI type 2 controller of the inner current control (Csh) is designed for a crossover frequency (fx) 
of 1 kHz (20% fsw), and a phase margin (PM) of 60°.  
The transfer function of a PI type 2 controller is:  
 𝐶𝑠ℎ(𝑠) = 𝐾𝑝𝑠ℎ (






For an inductor of the shunt coupling transform of the shunt branch, Lsh = 0.003H, and the 
shunt parasitic resistance, Rsh = 0.1 Ω, the parameters of the controller are calculated as KPsh = 
21.14, τsh = 0.57ms, TPsh = 0.0422 ms.  𝜔 in the coupling terms, is equal to 2𝜋𝑓. 𝑓 is the system 
frequency (60 Hz). Thus, 𝜔 = 377 rda/sec. 
3.3.2.The Mathematical Model for the Outer Voltage Control Loop of the Shunt Branch (DC 
Voltage Controller) 
As mentioned before, the DC voltage (Vdc) is controlled by the q-axis current component 
of the shunt VSC3 (Ishq). Therefore, the mathematical model of the outer voltage loop should result 
in getting a relationship between Vdc and Ishq. Figure 3-8 shows the circuit of the DC of the UIPC 
that will be used to derive the mathematical model for the design of the DC voltage control loop. 
 
Figure 3-8: The circuit of the DC link 
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For lossless inverters and coupling transformers, the mathematical model for the DC voltage 
control loop can be derived by using the relation between the active power of the three branches of 
the UIPC and the active power in DC link as follows:  
𝑃𝑉𝑆𝐶3−𝐷𝐶 = −(𝑃𝑉𝑆𝐶1 + 𝑃𝑉𝑆𝐶2) + 𝑃𝑑𝑐 (3.10) 
Where PVSC1 and PVSC2 are the active powers of the series VSC1 and VSC2. They can be 
expressed as:    
𝑃𝑉𝑆𝐶1 + 𝑃𝑉𝑆𝐶2 = 𝑉𝑑𝑐(𝐼𝑑𝑐1 + 𝐼𝑑𝑐2) = 𝑉𝑑𝑐𝐼𝑑𝑐12 (3.11) 
Where Vdc is the DC voltage across the DC capacitor link, and Idc12 is the DC current from 
both series VSCs. The active power that is supplied or absorbed by the DC capacitor link, Pdc, can 
be calculated as:   




By substituting (3.11), and (3.12), into (3.10), one can get: 








(𝑉𝑠𝑑𝐼𝑠ℎ + 𝑉𝑠𝑞𝐼𝑠ℎ𝑞) (3.14) 
For the shunt branch, the dq frame system is defined with reference to the input bus of the UIPC 





The relationship between Vdc and Ishq can be obtained from the power balance equation of the shunt 
VSC3, where PVSC3-AC = PVSC3-DC. By substituting the expressions of PVSC3-AC and PVSC3-DC from  
(3.13) and (3.15), one can get:    
3
2

















   (3.17) 
The first term of the above equation is related to the active power exchanged between the 
two series VSCs and the shunt VSC3. This term will be used as feedforward branch to compensate 
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for the variation in the active power of the series VSCs. The second term of the above equation 
will be used to derive the transfer function for designing the outer DC voltage control loop. 

















   
(3.19) 
 
 Design of the DC voltage controller of the shunt branch  
The transfer functions of the DC link can be obtained by introducing the small perturbations for in 
(3.19) while assuming that Vsq is constant [46].   
 
𝐼𝑠ℎ𝑞1 = 𝐼𝑠ℎ𝑞10 + 𝑖̃𝑠ℎ𝑞1 and  𝑉𝑑𝑐 = 𝑉𝑑𝑐0 + ?̃?𝑑𝑐 
 
(3.20) 
By substituting (3.20) into (3.19), then removing the dc components and products of small 











Since the control circuit of the shunt branch consists of the inner current control loop and 
outer voltage control loop, the outer voltage control loop should be designed to be slower than the 
inner current loop, with a crossover frequency of 10% of the current loop. Therefore, the inner 
control loop can be represented by the gain feedback element (Hi(s)). Figure 3-9 shows the block 
diagram for the design of the DC voltage control loop.  
 
Figure 3-9: The block diagram for the design of   DC voltage control 
The PI controller of the DC voltage control loop (CDC) is designed for an fx of 100 Hz (10 




The transfer function of the PI controller is given by:  
𝐶𝐷𝐶(𝑠) = 𝐾𝑝𝐷𝐶 (
1 + 𝑠𝜏𝐷𝐶  
𝑠𝜏𝐷𝐶
) (3.22) 
Considering that the DC link capacitor, CC, is 2000 μF, the DC bus voltage, Vdc, is to be 
regulated at 25kV, and that Vsq is equal to 187.8 kV (From the value of VS in the case study in 
Chapter 2), the parameters of the PI controller are calculated as KPDC = 1.7, τDC = 5.8ms. 
The remaining part in the control of the shunt VSC3 is the outer loop control of the AC bus 
of the UPFC-based UIPC (the sending end node, in this case, Vs). Recall that the AC voltage is 
controlled by the d-axis component of the shunt VSC3. In this work, the UPFC-based UIPC is 
assumed to be connected to an infinite bus, or to a strong network (Xs ≈ 0). Accordingly, the AC 
voltage is assumed to be constant (equal to its rated value, 1pu) and Ishd_ref will be set to zero. In 
other words, the shunt VSC3 will not inject or absorb reactive power to/from AC bus (Vs).  
 Since the mathematical models of the shunt branch for the inner and outer control loops 
are derived, one can show the schematic control diagram of the shunt branch of the UPFC-based 
UIPC. 
 
Figure 3-10: Schematic diagram of the outer and inner control block of the shunt VSC3. 
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3.4. Realizing the Proposed Control Strategy for the Series VSCs of the 
UPFC-based UIPC 
The aim of the UIPC is to control the power flow through the transmission line. By 
controlling the magnitude and the angle of the transmission line current, one can control the active 
and reactive power flow in this line. The series VSC1 and VSC2 of the inductive and capacitive 
branches are used to achieve the desired magnitude and angle of the transmission line, by 
controlling the current in their respective branches. Recall the proposed approach in this work, 
which is to calculate the UPFC-based UIPC control variables (VinjL, ρ1, VinjC, and ρ2) by splitting 
the real and imaginary parts of the transmission line current among the inductive and capacitive 
branches as a function of sharing factors, α and β, bounded between 0 and 1. That is,  
 I𝐿 = 𝛼 ×  𝑅𝑒(I𝑇𝐿) + 𝑗𝛽 × 𝐼𝑚(I𝑇𝐿) (3.23) 
 I𝐶 = (1 − 𝛼) ×  𝑅𝑒(I𝑇𝐿) + 𝑗(1 − 𝛽) × 𝐼𝑚(I𝑇𝐿) (3.24) 
From the above equations, one can note that the suitable control structure for the series 
VSCs is to be current-controlled, to synthesize the desired reference current in the transmission 
line. Several methods are available for controlling the currents of a VSC connected to a grid 
through an inductive impedance [57]. For example, hysteresis current control (HCC), proportional 
plus integral (PI) control with the synchronous reference frame (dq), and proportional-resonant 
(PR) control in the abc stationary frame [58, 59]. However, in this particular application, one also 
needs to control the current in the capacitive branch of the UPFC-based UIPC with a VSC. In such 
a case, the current shall vary faster than usual, requiring a digital controller with very small steps 
for using HCC. The task is not much simpler with a PI controller with the synchronous reference 
frame (dq), where the decoupling of the quantities in the d and q axes is done via feedforward 
loops. Conversely, in order to achieve a small error in the steady state with a PR controller, one 
should merely use a high gain at the resonant (grid) frequency. Therefore, this approach has been 
selected in this Chapter for controlling the current in the inductive and capacitive branches of the 
UPFC-UIPC.  
The next chapter (Chapter 4) will discuss the use of the synchronous reference frame (dq) 
for controlling the series VSCs, with zero error in steady state. The challenge of synthesizing a 
current in the capacitive branch of the UIPC with a VSC2 by using the direct current control with 
the dq frame is addressed by proposing an indirect current control.  
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3.4.1. Proportional Resonant (PR) Controller 
The PR controller in the abc stationary frame has been commonly used to control the 
current in a VSC connected to a grid through an inductive impedance. The ideal PR controller is 
derived by converting the ideal synchronous frame PI controller to the abc stationary frame. The 
ideal PR controller represented by [44]:  
  𝐶𝑃𝑅(𝑠) = 𝐾𝑝 + 𝐾𝑖
2 𝑠
𝑠2 + 𝜔𝑜2
   (3.25) 
Where Kp, is the proportional gain term, Ki is the integral gain term, and ωo is the resonant 
frequency at the fundamental frequency. The ideal PR controller, achieves infinite gain at the AC 
frequency, ωo, as can be seen from Figure 3-11 (A). This will result in a zero steady state error to 
step reference signal variations. However, implementing the ideal PR controller is not practical 
since the infinite gain at the grid frequency will make the controller very sensitive to the grid 
frequency variations. Therefore, it was proposed in the literature to introduce a damping factor to 
the ideal PR, or widening its bandwidth at the expense of a lower gain at the resonant frequency, 
leading to a non-ideal PR controller [44]: 
 𝐶𝑃𝑅(𝑠) = 𝐾𝑝 + 𝐾𝑖
2 𝜔𝑐𝑠
𝑠2 + 2𝜔𝑐𝑠 + 𝜔𝑜2
 (3.26) 
Where, ωc is the bandwidth around the resonant frequency, ωo. Although the gain of the 
non-ideal PR control at the grid frequency, ωo, is a finite value, it is still large enough to provide a 
very small steady state error [60]. Figure 3-11 (B) shows the frequency response for the non-ideal 
PR controller.  
 
Figure 3-11: Bode Diagram (A) ideal PR controller with, Kp = 1, Ki = 100, ωo = 2π60 (rad/s), (B) non-ideal PR 
controller with Kp = 1, Ki = 100, ωo = 2π60, ωc = 10 (rad/s) 
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3.4.2. The Mathematical Model of the Series Branches of the UPFC-Based-UIPC in the abc 
Stationary Frame 
In order to design the current controller of the series branches of the UPFC-based UIPC 
with a PR controller, their stationary frame (abc) mathematical models should be derived. Recall 
that the UPFC-based UIPC has two series branches, the inductive and the capacitive branches. 
Thus, two mathematical models need to be presented. Unlike the derivation of the mathematical 
model in the dq frame (for the shunt branch in the previous section or the series branches for the 
next Chapter), the mathematical models derivation in the abc stationary frame for both series 
branches is a simple task. 
A.  The mathematical model and PR control design of the inductive branch  
Figure 3-12 shows the single line diagram of the inductive branch, which is extracted from 
the UPFC-based UIPC circuit in Figure 3-4. 
 
Figure 3-12: The single line diagram of the inductive branch 
The equation that represents the 3-phase system of the inductive branch in Figure 3-12 is:  
 
[𝑣𝑖𝑛𝑗𝐿]𝑎𝑏𝑐 =
[𝑣𝑚]𝑎𝑏𝑐 − [𝑣𝑠]𝑎𝑏𝑐 + 𝐿𝐴  
𝑑[𝑖𝐿]𝑎𝑏𝑐
𝑑𝑡 
+ 𝑅𝐿[𝑖𝐿]𝑎𝑏𝑐  (3.27) 
Where vinjL is a vector with the voltages required to regulate the currents in an RL circuit, 
and LA is equal to LL + LTranf. The RL circuit can represent the plant of the inductive branch (the 
last two terms of (3.27). Thus, the transfer function of the inductive branch to design the current 











Regarding design, the integral gain Ki at the grid frequency, ω0, should be set large enough 
to impose a small steady-state error. The proportional gain, Kp, defines the dynamics of the system 
and it can be tuned as the PI controller in an equivalent DC system [61]. The bandwidth, ωc 
determines the sensitivity to frequency variations in the grid, typically been selected in the range 
of 5-15 rad/s [60].   The series inductor of the inductive branch, LA presents an inductance of 0.491 
H and equivalent series parasitic resistance, RL, of 0.1.  Ω. In this work, the switching frequency 
(fsw) is 5 kHz. The bandwidth (fx) which defines the value of Kp, is set to 20% of fsw (1 kHz). The 
gain of the loop transfer function (LTF) at the resonance frequency is to be 30 dB.  Based on these 
two target design specifications, the parameters of the PR controllers for the inductive branch are 
selected as KpL = 3038 and KiL = 5630. 
B.  The mathematical model of the capacitive series branch of UPFC-based-UIPC 
Figure 3-13 shows the single line diagram of the capacitive branch, which is extracted from 
the UPFC-based UIPC circuit in Figure 3-4. 
 
Figure 3-13: The single line diagram of the capacitive branch 
The equation that represents the 3-phase system of the capacitive branch in Figure 3-13 is: 
[𝑣𝑖𝑛𝑗𝐶]𝑎𝑏𝑐 =
[𝑣𝑚]𝑎𝑏𝑐 − [𝑣𝑠]𝑎𝑏𝑐 + 𝑅𝐶[𝑖𝐶]𝑎𝑏𝑐 +
1
𝐶𝐶




Where vinjC is a vector with the voltages required to regulate the currents in an RLC circuit. 
The RLC circuit can represent the plant of the capacitive branch, the last three terms of (3.29). 










The series capacitor of the capacitive branch, CC, presents a capacitance of 13.9 uF, the 
series transformer inductor, LTranf, presents an inductance of 0.0146 H, and the series parasitic 
resistance, RC, is 1 Ω.  The PR controller of the capacitive branch was designed to have a similar 
bandwidth (fx) and consequently, a similar speed of response like the inductive branch. Besides, it 
should yield a high gain at the resonant frequency for its LTF, and it should be almost equal to the 
one for the inductive branch. In this work, the switching frequency (fsw) is 5 kHz. fx, which defines 
the value of Kp, is set to 20% of fsw (1 kHz). The gain of the LTF at the resonance frequency is to 
be 30 dB.  Based on these two target design specifications, the parameters of the PR controller for 
the capacitive branch are selected as KpC = 82.3 and KiC = 11557.2. 
3.4.3. Realizing the Current References in abc-Frame for the PR Controllers 
          The main objective of the UPFC- UIPC is to control the current in the transmission line. The 
desired current magnitude (ITL-des) and angle (ϕTL-des) with respect to the receiving end voltage are 
assumed to be provided by the Transmission System Operator (TSO). This current will be shared 
by the inductive and capacitive branches of the UIPC, according to the sharing factors, α and β. 
These are computed off-line, considering the phase angle between the voltages in the sending and 
receiving ends of the transmission line (δ), as discussed before and stored in a lookup table. 
The reference currents for the inductive and capacitive branches of the UIPC, in abc-frame 
for the PR controllers, are obtained from the lookup table and the reference current for the 
transmission line as shown in Figure 3-14. The principles behind the logic for the proposed scheme 
and pertinent equations are discussed below. The approach is based on a dq to abc (Park) 
transformation, where the dq components are computed from α and β as well as ITL-des and ϕTL-des 
for a given δ. It is assumed that the phase angle of the voltage at the receiving end of the 
transmission line (θr) is available and it is used as θref for the dq to abc transformation. 
As mentioned before, the Park transformation considered in this work is the “original motor 
notation.” There, the positive d-axis is aligned with the magnetic axis of the field winding, and the 
positive q-axis leads the d-axis by 90. In such a case, the d and q components of the grid 
(reference) voltages are Vd = 0 and Vq = - √2 Vϕ_rms. 
In order to realize a current with magnitude ITL-des and phase ϕTL-des with respect to the 
reference voltage, which provides the angle for the dq to abc (inverse Park) transformation; one 
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should define the d and q components of the desired transmission line current. This can be done 
from: 
𝐼𝑇𝐿𝑑𝑑𝑒𝑠 = √2𝐼𝑇𝐿𝑑𝑒𝑠 sin(𝜙𝑇𝐿𝑑𝑒𝑠)   (3.31) 
𝐼𝑇𝐿𝑞𝑑𝑒𝑠 = −√2𝐼𝑇𝐿𝑑𝑒𝑠 cos(𝜙𝑇𝐿𝑑𝑒𝑠)  (3.32) 
Since the α and β factors correspond to shares of the real and imaginary components of ITL, 
the d and q components for IL and IC can be obtained from  
 𝐼𝐿𝑞𝑟𝑒𝑓 = 𝛼 𝐼𝑇𝐿𝑞𝑑𝑒𝑠    &    𝐼𝐿𝑑𝑟𝑒𝑓 = 𝛽 𝐼𝑇𝐿𝑑𝑑𝑒𝑠       (3.33) 
 𝐼C𝑞𝑟𝑒𝑓 = (1 − 𝛼 )𝐼𝑇𝐿𝑞𝑑𝑒𝑠    &    𝐼𝐶𝑑𝑟𝑒𝑓 = (1 − 𝛽)𝐼𝑇𝐿𝑑𝑑𝑒𝑠     (3.34) 
The above dq references of the current in each branch are converted into the abc-frame, 
and synchronized with the reference voltage, using the inverse Park transformation as shown in 
Figure 3-14. There, one can also see the implementation of the current control loop in abc-frame 
with PR controllers and SPWM.  
 
Figure 3-14: Schematic diagram of the proposed control scheme for the UPFC-UIPC with optimal current sharing 




3.5. Case Study  
As mentioned earlier in this chapter, the UPFC-based UIPC is modeled and simulated using 
PSCAD/EMTDC. The main objective is to verify the proposed control scheme, that is, make the 
UIPC work as UPFC mode to control the current flow through the transmission line. Furthermore, 
it will help investigate the performances of the PR current controllers for the series VSCs and the 
double loop decoupled controller for the shunt VSC, in different cases. The same case study that 
was considered in Chapter 2 is considered for this chapter (Figure 2-6 and Table 2-1). 
  The three power factors at the receiving end of the transmission line discussed in Chapter 
2 are considered in Chapter 3: UPF with ϕTL = 0°, PF/Leading of 0.8 (ϕTL = 36.87°) and PF/Lagging 
of 0.8 (ϕTL = -36.87). However, this chapter considers only two cases (two values) of the desired 
transmission line current magnitude (ITL-des), which belongs to one current control range. Recall 
that for Chapter 2, different control ranges of the desired current magnitude, ITL-des, are considered, 
which are based on the different values of angle δ. They are used to compare the capability and 
the performances of the SPS-based UIPC and the UPFC-based UIPC for different operating 
conditions. Since, it was shown that in most cases, the UPFC-based UIPC is more capable than 
the SPS-based UIPC to impose a desired current in the transmission line, without exceeding the 
allowed voltage and current values of the VSCs; there is no need to consider all current ranges (all 
values of angle δ). Instead, only one current range, which is corresponded to angle δ with a value 
of 15°, is considered. 
Using the proposed technique in Chapter 2 to find the control variables of the UPFC-based 
UIPC, it has been found that the UPFC-based UIPC can achieve a control range from 0 pu to 1 pu 
for the UPF and leading PF cases, for δ=15°. On the other hand, it was found that the UPFC-based 
UIPC can achieve control range from 0 pu to 0.8 pu for lagging PF case, for the same value of δ, 
15°. The reason behind achieving a lower current control range for PF lagging than other PF cases 
is because the required voltage from the VSC2 of the capacitive branch is higher than 0.25 pu for 
PF = 0.8 lagging case. Based on the defined control current range, the two values of ITL-des, which 
will be considered for each main case (PF case) are: ITL-des = 0.5pu and 1 pu for the first two main 
cases, and ITL-des = 0.5 pu and 0.8 pu for the last main case.  
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3.6. Simulation Results 
The simulation results are divided into parts. The first part will consider the simulation 
results of the UPFC-based UIPC to study the performance of the PR controllers for both series 
branches, on both operating conditions, a transient response for a current references variation, and 
steady state condition. This part considers all PF cases with the two considered values of ITL-des. 
The second part of the simulation results is to validate the response of the double loop PI decoupled 
controller of the shunt branch, where only one PF case with the two values of ITL-des is used.  
3.6.1. Simulation Results to Investigate the Performance of PR Controllers of the Series 
Branches   
A.  UPF Case (ϕTL = 0°) 
For the UPF case (ϕTL = 0°), the UPFC-based UIPC should be controlled to result in the 
transmission line current to be in phase with the receiving end voltage. As was mentioned before, 
two values of ITL-des, 0.5pu and 1pu, are considered. Table 3-5 shows the values of the sharing 
factors, α and β, the calculated currents magnitudes in pu, and angles of the inductive branch (IL 
and ϕL), and the capacitive branch (IC and ϕC), for the UPF case and the two values of ITL-des.  
Table 3-5: Values of α and β, IL, ϕL, IC, and ϕC, for the two considered value of ITL-des for the UPF case 
PF case ϕTL-des (°) ITL-des(pu) α β IL(pu) ϕL (°) IC(pu) ϕC (°) 
UPF 0 
0.5 0.6633 - 0.3317 0 0.1683 0 
1 0.2999 - 0.2999 0 0.7001 0 
  Figure 3-15 shows the simulation waveforms of phase A, for ITL, IL, IC and the reference 
voltage, VR and ITL in the UPF case in the steady state condition.  As can be seen in the curves in 
the top of Figure 3-15, IL and IC are in phase, among themselves and with the line current, ITL, 
which is in phase with VR, and has no imaginary/reactive part. These results match the theoretical 
values, which are mentioned in Table 3-5. In terms of current magnitudes, based on Table 3-5, IL 
should take most of ITL (IL = 0.3317 pu), for ITL = 0.5 pu.  On the other hand, for ITL = 1 pu, IC 
should take most of ITL (IC =0.7001 pu).  
Figure 3-15, in the bottom, shows that the waveform of phase A for ITL is almost in phase 
with the waveform of phase A, for VR, for both ITL-des values. It also shows that the desired values 





Figure 3-15: Simulation waveforms for UPF case: (A) ITL= 0.5 pu (B) ITL= 1 pu. Top:  ITL, IL and IC. Bottom: ITL and 
VR 
Since the main purpose of the UPFC-based UIPC is to control the active and reactive power 
flow through the transmission line (achieved by controlling the line current and its angle), it is 
important to show the active and reactive powers and the power factor at the receiving end side, 
(Pr, Qr, PF). Recall that for the UPF case, the active power (Pr) should be equal to 0.5 pu and 1pu 
for ITL-des= 0.5 pu and 1pu, respectively. There is no reactive supplied nor absorbed by the receiving 
end (Qr = 0 pu) for this case. From Figure 3-16 (A) and (B), one can note that the desired values 
of Pr, Qr and PF, are achieved for the UPF case for both current subcases, 0.5pu and 1pu. They 
are all almost matched to their targeted values with very small errors.  
 
Figure 3-16: the active power (Pr), reactive power (Qr), and the power factor (PF), at the receiving end side 
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In order to investigate the performance of the PR current controllers of the inductive and 
capacitive branches during transient conditions, their actual values should be observed during the 
step change of their references values to achieve the desired transmission line current. Figure 3-17 
shows the reference and actual waveforms for the inductor and capacitor branches of the UPFC-
based UIPC when the transmission line reference current is changed from 0.5 to 1 pu. From 
Figure 3-17 (A), one can note that the PR controller for the inductive branch results in a fast and 
well-damped dynamic response with a small error in steady state. On the other hand, the PR 
controller for the capacitive branch results in a low-speed and moderate dynamic response 
compared to the inductive branch. Nevertheless, the PR controller for the capacitive branch also 
leads to a small error in steady state.  
 
Figure 3-17: The actual and reference current waveforms for phase A of the inductive and capacitive branches, for 
UPF case 
B. Leading PF case (0.8 and ϕTL = 36.87°) 
For the leading PF case with a value equal to 0.8, the UPFC-based UIPC should be 
controlled to make the transmission line current lead the receiving end voltage by an angle with a 
value equal to 36.87°. Two values of ITL-des are considered (0.5pu, and 1pu), as in the previous 
case. Table 3-6 shows the sharing factors, α and β, IL, ϕL, IC and ϕC, for the two considered values 
of ITL-des in the PF/leading case.  
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Table 3-6: Values of α and β, IL, ϕL, IC, and ϕC for the two considered values of ITL-des for the PF/leading case 




0.5 0.8578 0.0822 0.3440 4.11 0.2811 78.33 
1 0.2878 0 0.2302 0 0.8274 46.48 
From Figure 3-18 shows the simulation waveforms of phase A, for ITL, IL, IC and the 
reference voltage, VR, and ITL in the PF = 0.8 leading case in the steady state condition 
Figure 3-18, the top curves, shows the contribution of IL and IC to synthesize ITL for ITL = 
0.5pu and 1pu. The contributions of IL and IC to ITL are almost equal for the 0.5 pu case. On the 
other hand, for ITL = 1 pu case, the share of IC to ITL is much higher than IL. Here, unlike in the UPF 
case, the waveforms of ITL, IL and IC are not in phase. The magnitudes of these waveforms do 
correspond to what was expected and listed in Table 3-7. The waveforms of ITL and VR for the 
leading PF case are shown, as well, to check if the desired angle of transmission line current is 
achieved. From Figure 3-18, in the bottom, one can note not only that the magnitudes of ITL present 
the expected values but also that the angles of ITL present the expected value, which is around 
36.87°. 
 
Figure 3-18: Simulation waveforms for PF/Leading case: (A) ITL = 0.5 pu and (B) ITL = 1 pu. Top: ITL, IL, and IC. 
Bottom: ITL and VR 
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In this case, also, the active and reactive powers and the power factor at the receiving end 
side, (Pr, Qr, PF) will be illustrated. Recall that for the PF/ leading case, that PF is equal to 0.8, Pr 
should be equal to 0.4 pu and 0.8 pu for ITL-des= 0.5 pu and 1pu, respectively. Finally, for this PF 
case, there is Qr supplied by the receiving end and it is equal to 0.3 pu and 0.6 pu for ITL-des=0.5 
pu and 1pu, respectively. From Figure 3-19 (A) and (B), one can note that the desired values of Pr, 
Qr, and PF, are achieved for the Leading PF case, for both current subcases, 0.5pu and 1pu, with 
very small errors in the steady state. 
 
Figure 3-19: the active power (Pr), reactive power (Qr), and the power factor (Pf), at the receiving end side 
The performance of the PR current controllers of the inductive and capacitive branches 
during transient conditions is considered as well in this case. Figure 3-20 shows the reference and 
actual waveforms for the inductor and capacitor branches of the UPFC-based UIPC when the 
transmission line reference current is changed from 0.5 to 1 pu for this PF case. As in previous PF 
case, the PR controller for the inductive branch, Figure 3-20 (A), leads to a fast and well-damped 
dynamic response with a small error in steady state and the PR controller for the capacitive branch, 
Figure 3-20 (B), results in a low-speed and moderate dynamic response for the leading PF case. 




Figure 3-20: The actual and reference current waveforms for phase A of the inductive and capacitive branches, for 
PF/leading case 
C. Lagging PF Case (0.8 and ϕTL = - 36.87°) 
For the lagging PF case with a value equal to 0.8, the UPFC-based UIPC should result in 
the transmission line current lagging the receiving end voltage by an angle with a value equal to   
-36.87° (same absolute angle value of the leading PF case with a different sign). As in the two 
previous PF cases, two values of ITL-des are considered. The first value of ITL-des is the same as in 
the previous two cases, which is 0.5 pu. However, the second value of ITL-des will be different from 
the previous two cases. Using the techniques for calculating the control variables of the UPFC-
based UIPC that mentioned in Chapter 2, it was found that the maximum current that can be 
achieved by the UIPC is 0.8 pu for lagging PF with a value of 0.8.  Hence, the second considered 
value of ITL-des is equal to 0.8 pu.  Table 3-7 shows the sharing factors, α and β, IL, ϕL, IC and ϕC, for 
the two considered values of ITL-des in the PF/lagging case.  
Table 3-7: Values of α and β, IL, ϕL, IC, and ϕC, for the two considered values of ITL-des for the PF/lagging case 




0.5 0.7324 0 0.2930 0 0.3185 -70.36 
0.8 0.4617 0 0.2955 0 0.5908 -54.33 
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The simulation results for the lagging PF case do not bring up a big difference from two 
previous PF cases. It gives even more evidence about the ability of the UPFC-based UIPC to 
control power flow (transmission line current) for different conditions using the PR controllers.   
Figure 3-21, the top curves, validates the sharing parts of IL and IC to ITL that are mentioned in 
Table 3-7.  Figure 3-21, the bottom curves, show that the magnitudes of ITL present the expected 
values, 0.5 pu, and 0.8 pu with an error that is equal to and smaller than 5. The angles of ITL, which 
should be equal -36.87°, are achieved for the two current magnitudes cases (0.5 and 0.8 pu) with 
errors that are equal to or less than 1%. 
 
Figure 3-21: Simulation waveforms for PF/Lagging case: (A) ITL = 0.5 pu and (B) ITL = 1 pu. Top: ITL, IL, and IC. 
Bottom: ITL and VR 
The active and reactive powers and the power factor at the receiving end side, (Pr, Qr, PF) 
will be shown for this case. Recall that for the PF = 0.8 lagging case, Pr should be equal to 0.4 pu 
and 0.8 pu for ITL-des= 0.5 pu and 1pu, respectively. Qr for a lagging PF case is absorbed by the 
receiving end and its equal to 0.3 pu and 0.6 pu for ITL-des=0.5 pu and 1pu, respectively. From 
Figure 3-24 (A) and (B), one can note that the desired values of Pr, Qr, and PF, are achieved for 





Figure 3-22: the active power (Pr), reactive power (Qr), and the power factor (Pf), at the receiving end side 
The performance of the PR current controllers of the inductive and capacitive branches 
during transient conditions does not bring up a big difference from two previous PF cases as well.  
As can be seen from Figure 3-23 (A),   the PR controller for the inductive branch, leads to 
a fast and well-damped dynamic response with a small error in steady state and the PR controller 
for the capacitive branch, Figure 3-23 (B), leads to a low-speed and acceptable dynamic response 
for the leading PF case. Nevertheless, the PR controller for the capacitive branch also leads to a 
small error in steady state.  
 




3.6.2.  Simulation Results to Investigate the Performance of the Shunt Branch Controller 
The main task of the shunt VSC is to regulate the common DC bus voltage according to its 
reference value, thus balancing the active power demanded by both series VSCs. Since the UPFC-
based UIPC is assumed to be connected to the infinite bus (as mentioned before), the shunt VSC3 
will not inject nor absorb reactive power to/from the sending end node (or to/from the system) to 
regulate the AC bus voltage (Vs). Therefore, the reference current of the d-axis component (Ishd-ref) 
will be set to zero pu. The reference value of the q-axis current component (Ishq-ref) of the shunt 
branch will be generated from the outer DC voltage loop and will be fed to the q-axis inner current 
loop. The performance of the cascaded controller for the shunt branch during transient and steady 
state conditions will be presented for the previous PF case (0.8 lagging PF). 
Figure 3-24 shows the actual and reference currents of the shunt branch (the q and d axis 
current components in the top, and the AC waveform of phase A, in the middle). It also shows the 
actual and references DC voltage across the DC capacitor link and (in the bottom). At t = 0.3s, the 
reference value for the transmission line current changes from 0.5pu to 0.8pu. This causes the 
variations in the currents in the inductive and capacitive branches shown in Figure 3-23 and 
variations in the active power demanded from the common DC bus. This results in a variation in 
the current reference of the shunt VSC3 to regulate the DC bus voltage. The dq current controller 
results in a fast and well-damped dynamic response, with a zero error in the steady state. From 
Figure 3-24, in the bottom, it can be noted that the DC voltage controller achieves its tasks, 
maintaining the DC voltage around its reference (1pu), by generating the required q-axis current 
reference, which is followed by the effective current control loop.        
The change of the active power demanded (supplied/absorbed) by the series VSCs due to 
the change of their current references are discussed in this paragraph along with the active power 
supplied/absorbed by the shunt VSC3. As shown in Figure 3-8, in Section 3.3.2, if the active 
powers are supplied from the VSCs to the shunt or the series branches, their sign is minus (-). 
Thus, active power of VSC3 will always have a different sign from the active power of the two 
series VSCs (Eq. 3.6) since whatever amount of the active powers those are supplied/absorbed by 
series VSCs have to be absorbed/supplied by the shunt VSC3. 
                        𝑃𝑉𝑆𝐶3 = −(𝑃𝑉𝑆𝐶1 + 𝑃𝑉𝑆𝐶2) + 𝑃𝑑𝑐  




Figure 3-24: (A) The actual and references dq currents of shunt branch, (B) current waveforms for phase A of the 
shunt branch (C) The actual and reference of the DC voltage across the DC sharing the link, for the lagging PF case 
Figure 3-25 shows the active power of the series VSC1 and VSC2 (PVSC1 and PVSC2), the 
negative sum of PVSC1 and PVSC2, and the active power of the shunt VSC3 (PVSC3).  For the 
considered PF case (lagging PF), the shunt VSC3 should absorb the active power from the sending 
end source and supply it to the series VSC1 and VSC2. Therefore, the sign of PVSC3 is minus and 
the signs of PVSC1 and PVSC2 are positive as shown in Figure 3-25. In Figure 3-25, one can note that 
at 0.3 sec, the active power demanded by the two series VSCS (PVSC1 and PVSC2) is increased when 
the current references of both series branches are increased to synthesize the desired reference 
current in the transmission line.  As shown in Figure 3-25, bottom curve (PVSC3), the shunt VSC3 
is the one responsible for supplying more active power to the series VSCs to satisfy their power 
demands. Finally, for Figure 3-25, one can note that the negative sum of PVSC1 and PVSC2 is almost 




Figure 3-25: The active power; PVSC1 and PVSC2, - (PVSC1 + PVSC2), and PVSC3 for DC bus voltage regulation. 
3.7. Summary 
In this Chapter, PSCAD model was developed to verify the proposed control scheme for 
the UIPC (UPFC-based UIPC). The double loop PI decoupled control was used to control the 
current flow through the shunt branch and to regulate the common DC bus voltage. PR controllers 
were used for controlling the currents flowing through the series branches, to synthesize the desired 
reference current in the transmission line. The current sharing factors (α and β), which are 
calculated in Chapter 2, are stored in a lookup table and used to obtain the reference currents of 
the inductive and the capacitive branches. Then, these current references currents are used as 
reference signals for the PR current controllers of both series branches.  
The performances of these controllers were demonstrated using a simple power system 
with a UPFC-based UIPC connected in series with a transmission line.  Firstly, the simulation 
results of the series branches were presented to exam the performance of the PR controllers and to 
prove the concept of UPFC-based UIPC in the time domain. The simulation results for this part 
proved the ability of the UPFC-based UIPC, to achieve different desired transmission line current, 
for different PF cases, and also showed that the PR controllers gave a good dynamic response with 
a very small error in the steady state. Finally, the simulations result of the shunt branch were 
presented. They showed that the inner current loop of the double loop PI decoupled controller, to 
control the shunt branch current, resulting in a fast and well-damped dynamic response, with a 
zero error in the steady state. Moreover, the simulation results indicated that the DC voltage 
controller (outer voltage loop of the double loop PI decoupled controller) accomplished its tasks, 
maintaining the DC voltage around its reference by generating the required q-axis current 
reference.         
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CHAPTER 4.  THE SYNCHRONOUS REFERENCE FRAME 
(DQ) CONTROLLER 
4.1. Introduction 
This chapter discusses the use of the synchronous reference frame (dq) for controlling the 
series VSCs. This technique allows the transformation of ac quantities into dc quantities (d and 
q) which are projections of the ac quantities on reference frames (d and q) that rotate 
synchronously to the ac quantities. The synchronous reference frame (dq) scheme with a PI 
controller is commonly used for controlling grid-connected VSCs [45].  Using the PI controller 
in dq frame results in zero steady-state error, to a step variation reference signal, since the 
integrator of the PI controller gives an infinite gain at zero frequency. For the series VSC1, of the 
inductive branch of the UIPC, and also for the shunt VSC3, of the shunt branch of the UIPC, the 
design of the PI controller is an easy task since their transfer functions and the equivalent circuit 
for the controller design are similar to the ones used for the STATCOM and the SCCC [46]. 
However, for the series VSC2 of the capacitive branch, it is not that simple. This is because the 
derivation of a transfer function and equivalent circuit of the plant for dq current controller design 
in the capacitor branch (with a series capacitor) is not straightforward. In this chapter, a dq model 
for the capacitive branch will be developed and a suitable linear controller will be designed to 
control the currents flow through the capacitive branch with zero error in steady state. The 
performance of the system is then verified by means of simulation results.  
4.2. The Mathematical Model of the Series Branches of the UPFC-based-
UIPC in dq Frame 
In order to design the current controller for the series branches of the UPFC-based UIPC 
with the synchronous reference frame (dq), their dynamic mathematical models should be derived 
using the synchronous reference frame (dq). Deriving the dq mathematical model allows obtaining 
the transfer functions that are important for the design of the control loop. Recall that the UPFC-
based UIPC has two series branches (inductive and capacitive). Thus, their models are presented 
(inductive) and developed (capacitive) in the following subsections.  
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4.2.1. The Mathematical Model for the Inductive Branch of the UPFC-based-UIPC 
The mathematical model of the inductive series branch of the UIPC in dq frame for the 
current control loop is similar to the mathematical model of the shunt branch for the inner current 
control loop [46]. Thus, the derivation of it will not be included, and only the circuit and the final 
equations will be presented.  The single line diagram of the inductive branch, which is extracted 
from the UIPC circuit, see Figure 3-4 in Chapter 3, is shown in Figure 4-1: 
 
Figure 4-1: The single line diagram of the inductive branch circuit 
The two main expressions that represent the series inductive branch in dq model are:  
 𝑣𝑖𝑛𝑗𝐿𝑑 = 𝐿𝐴
𝑑𝑖𝐿𝑑
𝑑𝑡 
+ 𝑅𝐿𝑖𝐿𝑑 + 𝑣𝑚𝑑 − 𝑣𝑠𝑑 + 𝜔 𝐿𝐴𝑖𝐿𝑞 (4.1) 
 𝑣𝑖𝑛𝑗𝐿𝑞 = 𝐿𝐴
𝑑𝑖𝐿𝑞
𝑑𝑡 
+ 𝑅𝐿𝑖𝐿𝑞 + 𝑣𝑚𝑞 − 𝑣𝑠𝑞 − 𝜔 𝐿𝐴𝑖𝐿𝑑 (4.2) 
These can be shown as equivalent dq circuits as in Figure 4-2: 
 
Figure 4-2: The equivalent circuits of the inductive branch (A) The circuit of the d axis (B) The circuit of the q axis. 
The third, fourth and last terms of (4.1) and (4.2) are used as feedforward (FFW) branches 
to compensate the variations of the voltage and the effect of the coupling of d and q currents.  
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𝑣𝑖𝑛𝑗𝐿𝑑 = 𝑣𝑖𝑛𝑗𝐿𝑑1 + 𝑣𝑚𝑑 − 𝑣𝑠𝑑 + 𝜔 𝐿𝐴𝑖𝐿𝑞 (4.3) 
𝑣𝑖𝑛𝑗𝐿𝑞 = 𝑣𝑖𝑛𝑗𝐿𝑞1 + 𝑣𝑚𝑞 − 𝑣𝑠𝑞 − 𝜔 𝐿𝐴𝑖𝐿𝑑 (4.4)  
Where vinjLd1 and vinjLq1 are the voltages required to regulate the currents in the two 
decoupled RL dc circuits.  
 Design of the current controller for the inductive branch 
With the utilization of the FFW loops, the current controller can be designed considering a 
decoupled system. The plant of the inductive branch can be represented by an RL circuit, the first 
and the second terms of (4.1) and (4.2).  Thus, the transfer functions or the plant of the inductive 









𝑠𝜏𝑖𝑛𝑑 + 1 
 , where 𝜏𝑖𝑛𝑑 = 𝐿𝐴/𝑅𝐿 
(4.5) 
The block diagram for the design of the PI-type controller, assuming unit feedback, becomes:  
 
Figure 4-3: The block diagram for the design of the PI-type controller of the inductive branch 
The VSC operates with SPWM with switching frequency (fsw) of 5 kHz. The PI type 2 
controller of the current control (CL) is designed at crossover frequency (fx) of 1kHz (20% of fsw), 
and a phase margin (PM) of 80°. 
The transfer function of a PI type 2 controller is:  
𝐶𝐿(𝑠) = 𝐾𝑝𝐿 (







For a series inductor of the inductive branch, LA = 0.491 H, and the series parasitic 
resistance, RL = 0.1 Ω, the parameters of the controller are calculated as KPL=3147.5, τL=1.78ms, 
and TPL=0.0136ms.  𝜔 = 377 rda/sec 
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4.2.2. The Mathematical Model of the Capacitive Series Branch of UPFC-based-UIPC 
As mentioned before, the mathematical model of the series capacitive branch of the UPFC-
based UIPC for the analysis and design of the current control loop has not been presented in the 
literature. VSCs are typically connected to a power grid via a series inductance, not a series 
capacitance as in the capacitive branch of the UPFC-based UIPC case. Thus, the derivation of a 
dynamic model for current control in the capacitive branch and the design of a suitable controller 
that leads to a zero error in steady state to a step variation in the reference current, are presented 
in this subsection.  
Figure 4-4 shows the single line diagram of the capacitive branch circuit, which was 
obtained from the UPFC-based UIPC circuit (Figure 3-4 in Chapter 3). 
 
Figure 4-4: The single line diagram of the capacitive branch 
The equation that represents the three-phase system of the capacitive branch in Figure 4-4 is: 
Δ[𝑣𝑏𝑟𝑎𝑛𝐶]𝑎𝑏𝑐 =
[𝑣𝑠]𝑎𝑏𝑐 + [𝑣𝑖𝑛𝑗𝐶]𝑎𝑏𝑐 −
[𝑣𝑚]𝑎𝑏𝑐 = [𝑣𝐿𝑇𝑟𝑎𝑛𝑓]𝑎𝑏𝑐
+ 𝑅𝐶[𝑖𝐶]𝑎𝑏𝑐 + [𝑣𝐶]𝑎𝑏𝑐 (4.7) 
There, one can identify two terms. One concerns the grid plus injected voltages, which will 
define the current in the capacitive branch, and the other concerns the voltage drops across the 
capacitive branch impedances. The injected voltage by the series VSC2 is vinjC-abc, and the grid 
voltages are vsabc and vmabc. CC and RC, are the series capacitor and resistance of the capacitive 
branch, respectively, while LTranf, is the leakage inductor of the series coupling transformer. 
To derive the mathematical model of the capacitive branch in dq frame, the quantities 
mentioned in (4.7) have to be transformed from abc frame to dq frame using the Park 
transformation technique. Recall that the general expression of Park transformation to transform 
from abc to dq was already mentioned in (3. 3), section 3.3.1.   
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[𝑣𝐶𝑎  cos 𝜃𝑑 + 𝑣𝐶𝑏 cos(𝜃𝑑 − 120





[𝑣𝐶𝑎  sin 𝜃𝑑 + 𝑣𝐶𝑏 sin(𝜃𝑑 − 120
𝑜)  + 𝑣𝐶𝑐 sin(𝜃𝑑 + 120
𝑜)] 
(4.9) 











[Δ𝑣𝑏𝑟𝑎𝑛𝐶𝑎  sin 𝜃𝑑 + Δ𝑣𝑏𝑟𝑎𝑛𝐶𝑏 sin(𝜃𝑑 − 120
𝑜) + Δ𝑣𝑏𝑟𝑎𝑛𝐶𝑐sin(𝜃𝑑 + 120
𝑜)] (4.11) 

















































𝜔[𝑣𝐶𝑎  sin 𝜃𝑑 + 𝑣𝐶𝑏 sin(𝜃𝑑 − 120


















It can be noted that the second term on the right-hand side of (4.14), is equal to vcq, 






















By multiplying both sides of ((4.15) with CC, and considering the expression of icd in (4.12), 




+ 𝜔𝐶𝐶𝑣𝑐𝑞 (4.16) 









𝜔[𝑣𝐶𝑎  cos 𝜃𝑑 + 𝑣𝐶𝑏 cos(𝜃𝑑 − 120



















It can also be noted for the q axis case that the second term of the right-hand side of (4.17), 


















By multiplying both sides of (4.18) with CC, and considering the expression of icq in (4.13), 




− 𝜔𝐶𝐶𝑣𝐶𝑑 (4.19) 
(4.16) and (4.19) are key equations that will be considered for the design of the current 
controller in the capacitive branch. Where, icd and icq can be controlled through vcq and vcd, 
respectively. The derivative terms in (4.16) and (4.19), (dvcd/dt) and (dvcq/dt) can be neglected (null 
in the steady-state). Thus, one can say that the capacitive branch currents (icd and icq) can be 
indirectly controlled by controlling the voltages across its series capacitor (vcq and vcd).  
Accordingly, the derivation of the mathematical models in the dq frame of the capacitive 
branch should lead to getting expressions (transfer functions), to regulate vcd and vcq via the injected 
voltages of VSC2 (vinjcd and vinjcq). In this chapter, only the main developed expressions that 
represent the series capacitive branch in the dq models for voltage control (indirect current control) 
will be presented. Besides, the equivalent dq circuits of the capacitive branch for controller design 
will be shown. The rest of the deriving process of the mathematical model in the dq frame for the 
capacitive branch and validation of its dq circuits will be presented in Appendix A (A1 and A2).   
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The two main expressions that represent the series capacitive branch in the dq model for 
voltage controller (indirect current controller) are: 






+ (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶 )𝑣𝑐𝑑⏟                                  
𝑣𝑖𝑛𝑗𝐶𝑑1
                   
+ 𝑅𝐶𝜔𝐶𝐶𝑣𝑐𝑞 + 2𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑞 + 𝑣𝑚𝑑 − 𝑣𝑠𝑑 
(4.20) 






+ (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶 )𝑣𝑐𝑞⏟                                
𝑣𝑖𝑛𝑗𝐶𝑞1
                              
− 𝑅𝐶𝜔𝐶𝐶𝑣𝑐𝑑 − 2𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑑 + 𝑣𝑚𝑞 − 𝑣𝑠𝑞 
(4.21) 
Based on the equations (4.20) and (4.21), the equivalent dq circuits for controller design 
are shown in Figure 4-5: 
 
Figure 4-5: (A) The circuit of d axis (B) The circuit of q axis 
Further verification of the circuits of the d axis and q axis is included in Appendix A. 2.  
The fourth, fifth, sixth and last terms of (4.20) and (4.21) are used as FFW branches to 
compensate the variations of the voltage and the effect of the coupling of d and q currents. On the 
other hand, the first three terms of the same equations (vinjCd1 and vinjCq1) are used to get the transfer 
functions of the plant for designing indirect current control of the capacitive branch.  
 Design of the voltage controller of the capacitive branch 
The voltage controller can be designed considering the coupling between d and q axes and 
the grid voltages (Vs and Vm) as disturbances, which will be added as FFW branches. The plant of 
the capacitive branch can be represented by an RLC circuit, the first, the second, and the third 
terms of (4.20) and (4.21). Thus, the transfer functions of the capacitive branch to design the 








𝐶𝐶 𝐿𝑇𝑟𝑎𝑛𝑓𝑠2 + 𝑅𝐶𝐶𝐶 𝑠 + (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶 )
 (4.22) 
  The block diagram for the design of the PI-type controller, assuming unit feedback, 
becomes:  
 
Figure 4-6: The block diagram for the design of the PI-type controller of the inductive branch 
It is assumed that the VSC2 of the capacitive branch operates with SPWM at switching 
frequency (fsw) of 5 kHz. A PI type 3 controller of the indirect current control (CC) is designed at 
crossover frequency (fx) of 1kHz (20% of fsw), and phase margin (PM) of 80°. 
The transfer function of a PI type 3 controller is:  
𝐶𝐶(𝑠) = 𝐾𝑝𝐶 (





(1 + 𝑠𝜏𝐶) 
(1 + 𝑠𝑇𝑝𝐶)
 (4.23) 
For a series capacitor of the capacitive branch, CC =13.9 μF, the series parasitic resistance, 
RC = 1 Ω, the leakage inductor of the series transformer, LTranf = 0.0146 H,  and 𝜔 = 377 rda/sec, 
the parameters of the controller are calculated as KPC = 0.34, τC = 3.34ms, and TPC = 0.007ms.  
Figure 4-7 shows the Bode plots of the plant (CG), controller (CC), and compensated loop transfer 




Figure 4-7: Bode plots of the plant, controller, and LTF of the capacitive branch 
4.2.3. Realizing the Current and Voltage References for the dq Controllers  
          The method for obtaining the current references in the synchronous reference frame (dq) for 
the inductive branch is similar to the case of the PR controllers in Chapter 3. The only difference 
here is that the dq current references will be used directly as references for the dq current 
controllers instead of converting them into the abc frame as in the case of the PR controller.   
          On the other hand, the case of obtaining the references of the dq voltage controller of the 
capacitive branch will be different since voltage references are required instead of the current 
references, in the proposed indirect current control scheme. The dq current references that are 
obtained from factors α and β for the capacitive branch, which was shown in the case of the PR 
controller in Chapter 3, will be used to obtain the dq voltage references. Recall the relation between 
RMS current and the dq current components is:   
√2  𝐼𝐶  ∠𝜙𝐶 = 𝐼𝑐𝑞 + 𝑗𝐼𝐶𝑑 (4.24) 
 The RMS voltage across the series capacitor, CC, of the capacitive branch (Vc), is equal to 
RMS current flow through its branch (IC) multiplying with its impedance (XC). Thus,  
             √2  𝑉𝐶  ∠𝛿𝑣𝑐 = 𝑉𝑐𝑞 + 𝑗𝑉𝐶𝑑 = −𝑗𝑋𝐶√2  𝐼𝐶  ∠𝜙𝐶 = −𝑗𝑋𝐶 𝐼𝑐𝑞 ++𝑋𝐶  𝐼𝐶𝑑 (4.25) 
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From (4.25), the voltage references in the dq frame can be expressed as:  
 𝑉𝑐𝑞𝑟𝑒𝑓 = 𝑋𝐶  𝐼𝐶𝑑𝑟𝑒𝑓 (4.26) 
 𝑉𝐶𝑑𝑟𝑒𝑓 = −𝑋𝐶 𝐼𝑐𝑞𝑟𝑒𝑓 (4.27) 
            The two expressions of voltage references in (4.26) and (4.27) can be validated by using 
the expressions of icd and icq, which were presented in the section of the mathematical model 




+ 𝜔𝐶𝐶𝑣𝑐𝑞  and  𝑖𝑐𝑞 = 𝐶𝐶
𝑑𝑣𝐶𝑞
𝑑𝑡 
− 𝜔𝐶𝐶𝑣𝐶𝑑  
Where, ωCC =1/XC . In steady state, the derivative term of the above two equations (for the DC 




⟹ 𝑉𝑐𝑞 = 𝑋𝐶  𝐼𝐶𝑑  and  𝐼𝑐𝑞 = −
𝑉𝐶𝑑
𝑋𝐶
⟹ 𝑉𝐶𝑑 = −𝑋𝐶 𝐼𝐶𝑞 (4.28) 
 Since the mathematical models, the transfer functions, and the references for dq controllers 
are defined for the series inductive and capacitive branches of the UIPC, one can shows the 
schematic control diagram of these series branches that corresponds to the implementation of the 




Figure 4-8: The schematic control diagram of the series branches of the UPFC-based-UIPC 
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4.3. Case Study 
The same case study is considered for this Chapter as the one that was used in Chapter 2 and 
Chapter 3 (Figure 2-6 and Table 2-1). The PSCAD model of the UPFC-based-UIPC that was 
modeled and used in Chapter 3 is used for this chapter as well. Moreover, the three cases discussed 
in Chapter 3 are considered in Chapter 4: UPF (ϕTL-des = 0°), 0.8 leading PF (ϕTL-des =36.87°) and 
0.8 lagging PF (ϕTL-des = -36.87). For each PF case, two values of ITL-des, are considered: ITL-des = 
0.5 pu and 1 pu for the UPF and leading PF cases, and ITL-des = 0.5 pu and 0.8 pu for the lagging 
PF case.  
4.4. Simulation Results  
Recall that the series VSCs of both branches have to be controlled to achieve the desired 
magnitude and angle of the transmission line (ITL-des and ϕTL-des), while the VSC3, of the shunt 
branch, has to maintain the DC bus and operates with UPF. Since the used controller structure of 
the shunt branch is same in this chapter as the one already tested in Chapter 3 (double loop PI 
decoupled control), the simulation results related to this branch will be not presented. Hence, the 
simulation results section studies only the performance of the dq controllers for both series 
branches, on both operating conditions, a steady state and a transient response for a current 
references variation, for different cases.  
4.4.1. Simulation Results of the UPF Case (ϕITL = 0°)  
 For the UPF case (ϕITL = 0°), the target of the UPFC-based UIPC is to make the 
transmission line current in phase with the receiving end voltage and to achieve two desired 
magnitude of transmission line current (ITL-des = 0.5 and 1 pu). The sharing factors’ values, α and 
β, the calculated currents magnitudes in pu, and angles of the inductive branch (IL and ϕL), and the 
capacitive branch (IC and ϕC), for the UPF case and for the two values of ITL-des, were already 
shown in Chapter 3, Table 3-5, for the case of using the PR controllers. The performance of dq 
current controller for the inductive branch and the indirect current controller for the capacitive 
branch in the steady state condition and during transient conditions will be presented. 
A. Simulation results in the steady state condition for the Unity PF case (UPF)         
Figure 4-9 shows some key waveforms, for phase A, for ITL, IL, IC and the reference voltage, 
VR, and ITL. The simulation results in term of how ITL is split among IL and IC during the steady 
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state condition for the case of using the dq controllers in Figure 4-9 are similar as the ones 
presented for the case of using the PR controllers in Figure 3-15, for the same PF case. This is 
expected since the same method to compute the current sharing factors, α, and β, is used for both, 
the dq and PR current controllers. The only difference here is in term of the errors in the actual 
magnitude of the transmission line and series branches currents, and their angle with respect to the 
reference voltage, VR in the steady state condition. Recall that the dq current controllers should 
result in zero error in the steady state. From the bottom curves of Figure 4-9, one can note that 
errors between the actual current magnitude and its angle from one side (ITL and ϕTL) and their 
desired values in another side (ITL-des ϕTL-des) are extremely small if not zero.  Further discussion 
about the error in actual values of ITL and ϕTL in the steady state condition, in case of using the dq 
controllers and their comparison with the PR controller’s case, will be presented in a separate 
section for all PF cases. 
 
Figure 4-9: Simulation waveforms for UPF case: (A) ITL-des = 0.5 pu and (B) ITL-des = 1 pu. Top: ITL, IL, and IC. 
Bottom: ITL and VR. 
B. Simulation results of the UPF case in the transient state        
In order to investigate the performance of the dq current controller of the inductive branch 
and the proposed dq voltage controller of the capacitive branch during the transient condition, their 
actual values should be observed during the step change of their references values to achieve the 
desired transmission line current. It should be mentioned that for the UPF case, the d-axis of the 
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inductive current branch and the q-axis of the voltage across the capacitor of the capacitive branch 
are zero, since no imaginary/reactive part of the transmission line current.   
Figure 4-10 (A) shows the transient response of the dq controller of the inductive branch 
when its reference is changed at 0.3s. Both actual d and q currents (ILd, and ILq) follow their 
references, (0pu and 0.3317 pu for ITL-des = 0.5 pu, and 0 pu and 0.299 pu for ITL-des = 1 pu), and 
have zero steady state error. From Figure 4-10 (B), one can see that the dq current controller of the 
inductive branch leads to a good dynamic response for the AC waveform. It only takes one cycle 
for the dq current controller to make the inductive branch current reach its steady state value with 
zero error when its reference is changed from 0.3317pu to 0.299 pu to synthesize ITL (0.5pu & 1pu). 
 
Figure 4-10: (A) the actual and references dq currents, (B) The actual and reference current waveforms for phase A, 
of the inductive branch for the UPF case. 
  Let us move to the capacitive branch. Recall that a dq voltage controller is used to regulate 
the voltage across the series capacitor, and indirectly, the current in the capacitive branch. 
Therefore, the dq voltages, and AC waveform of phase A, across the series capacitor will be shown 
to verify the performance of dq voltage controller of the capacitive branch. From Figure 4-11 (A), 
one can note that the dq voltage controller of the capacitive branch work properly and make the 
actual d and q voltage components (Vcd  and Vcq) follow their references (0.0604 pu and 0 pu for 
ITL-des = 0.5 and   0.252 pu and 0 pu for ITL-des = 1 pu) with zero error in steady-state. The controller 
has yielded a fast and well behaved response due to a change of the reference signal at 0.3 sec  The 
good performance of the dq voltage controller is evident on the AC voltage waveform of phase A, 
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across the capacitor (Figure 4-11 (B)).  The actual voltage reaches its steady state with zero error, 
due to a change of the reference signal, in a short time.  
 
Figure 4-11: (A) the actual and reference dq voltage (B) The actual and reference voltage waveforms for phase A, of 
the capacitive branch for the UPF case 
Since the final goal of using the voltage controller is to synthesize the capacitive branch 
current to achieve the desired transmission line current (varying from 0.5 to 1 pu in this case), the 
waveform of the capacitive branch current is shown in Figure 4-12. Although the capacitive branch 
controller is an indirect current controller based on a voltage control loop, it leads to a good result 
in the current flow through the capacitive branch as can be seen in Figure 4-12. The indirect dq 
current controller makes the capacitive branch current reach the steady state value with zero error 
in a short time, when its required portion is changed from 0.1683pu to 0.7001pu, to make ITL  varies 
from 0.5 to ITL-des =1pu.    
   
Figure 4-12: The actual and reference current waveforms for phase A of the capacitive branch for UPF case 
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4.4.2. Simulation Results of the Leading PF Case (0.8 and ϕTL = 36.87°) 
For the PF=0.8 leading case, the task of the UPFC-based UIPC is to make the transmission 
line current lead the receiving end voltage by 36.87° and achieve two desired values of 
transmission line current (ITL-de = 0.5pu, and 1pu). The values of α, β, IL, ϕL, IC and ϕC, for two 
values of ITL-des for this PF case were given in Table 3-6, for the case of using the PR controllers. 
Like in the UPF case, the performance of the dq controllers for inductive branch and the capacitive 
branch in the steady-state condition and during transient conditions will be presented. 
A. Simulation results of leading PF case in the steady-state condition   
Figure 4-13, shows the simulations results of phase A, for ITL, IL, IC, IC,  and the reference 
voltage, VR and ITL in the PF=0.8  leading case. The simulation results in term of how ITL is being 
shared by IL and IC, for ITL-des = 0.5 pu and 1 pu, for the case of using the dq controllers (Figure 4-13) 
and for the case of using the PR controllers (Figure 3-18), are similar. For the steady state condition 
case, the difference between these current controllers is concerning the actual currents magnitudes, 
and their angle with respect to the reference voltage, VR. From the bottom curves of Figure 4-13, 
one can note that errors between the actual current magnitude and its angle from one side (ITL and 
ϕTL) and their desired values in another side (ITL-des ϕTL-des), if are not zero, they are extremely small. 
This is expected for the dq current controller case.  
 
Figure 4-13: Simulation waveforms for Lead PF case: (A) ITL-des = 0.5 pu and (B) ITL-des = 1 pu. Top: ITL, IL, and IC. 
Bottom: ITL and VR 
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B. Simulation results of leading PF case in the transient condition 
The performance of the proposed dq controller for both series branches, during the transient 
response, will be observed during the step change of their reference values for the leading PF case. 
Figure 4-14 (A) shows the transient response of the dq controller of the inductive branch 
when its reference is changed at 0.3s. Both actual d and q currents (ILd, and ILq) follow their 
references (ILd-ref = 0.025 pu and ILq-ref = 0.3342 pu for ITL-des = 0.5 pu, ILd-ref = 0 pu and ILq-ref  = 
0.2302 pu for ITL-des = 1 pu),  and have zero steady-state error. From Figure 4-14 (B), one can see 
that the dq current controller of the inductive branch leads to a good dynamic response on the AC 
waveform for the leading PF case. It only takes one cycle for the dq current controller to make the 
inductive branch current reaches its steady-state value with zero error when its reference is 
changed, at 0.05s, from 0.344 pu to 0.2302 pu, to synthesize ITL for ITL-des = 0.5pu and 1pu. 
 
Figure 4-14: the actual and references dq currents, (B) The actual and reference current waveforms for phase A, of 
the inductive branch for the leading PF case 
From Figure 4-15 (A), one can note that the dq voltage controller (indirect current 
controller), of the capacitive branch, works properly and makes the actual d and q voltages (Vcd 
and Vcq), follow their references (Vcd-ref  = -0.019 pu, and Vcq-ref   = 0.094 pu for ITL-des = 0.5 pu,  Vcd-
ref  = -0.194 pu, and Vcq-ref   = 0.204 pu, for ITL-des = 1 pu), with zero error in steady state. The 
controller has yielded a fast and well-behaved response due to a change of the reference signal. 
The good performance of the dq voltage controller is evident on the AC voltage waveform of phase 
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A, across the series capacitor as seen in Figure 4-15 (B).  The actual voltage reaches its steady state 
with zero error, due to a change of the reference signal, in a short time. 
 
Figure 4-15: (A) the actual and reference dq voltage (B) The actual and reference voltage waveforms for phase A, of 
the capacitive branch for the PF leading case 
The waveform of the capacitive branch current is shown in Figure 4-16. The voltage 
controller (indirect current controller) makes the capacitive branch share its required portion for 
ITL-des (Ic = 0.2811pu and 0.8274pu for ITL-des = 0.5pu and 1pu), with no error and a good dynamic 
response.  
 
Figure 4-16: The actual and reference current waveforms for phase A of the capacitive branch for leading PF case 
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4.4.3. Simulation Results of the Lagging PF Case (0.8 and ϕITL = - 36.87°)  
For the lagging PF case with a value equal to 0.8, the UPFC-based UIPC should result in 
the transmission line current lagging the receiving end voltage by an angle with a value equal to   
-36.87° (same absolute angle value of the leading PF case with a different sign). Like in the UPF 
and leading PF cases, two values of ITL-des will be considered. The first value is the same as in the 
previous two cases, 0.5 pu. However, the second considered value of ITL-des for this case is equal 
to 0.8 pu. The reason for considering 0.8 pu instead of 1pu for lagging PF case was mentioned in 
Chapter 3, for the same PF case. It is due to the extreme limit of the current that the UIPC can 
achieve, for the PF=0.8 lagging case. Recall also that the sharing factors, α and β, IL, ϕL, IC and ϕC, 
for the two considered values of ITL-des in the PF =0.8 leading case was shown in Chapter 3, 
Table 3-7, for the case of using the PR controllers.  
Similar to the UPF and leading PF cases, the performance of the dq current controllers for 
inductive and capacitive branches in the steady state condition and the transient condition will be 
presented. 
A. Simulation results of lagging PF case in the steady-state condition        
Figure 4-17 shows the simulation waveforms of phase A, for ITL, IL, IC and the reference 
voltage, VR, and ITL in the PF = 0.8 lagging case in the steady state condition.  By comparing the 
results for dq controller case (Figure 4-17) with the one were presented for the PR controller case 
(Figure 3-21), one can note the  results of both controller cases are similar in term of how the 
inductive and capacitive branches share their required portion for ITL-des = 0.5 pu and 0.8 pu.  
However, there is a small difference between the results for the dq controller case and the results 
for the PR controller case, in terms of the steady state values of current magnitudes and their 
angles. For the dq current controller case of this chapter, one can note that the waveforms of 
Figure 4-17 do correspond to what was expected and listed in Table 3-7 with almost zero error in 






Figure 4-17: Simulation waveforms for lagging PF case: (A) ITL-des = 0.5 pu and (B) ITL-des = 1 pu. Top: ITL, IL, and 
IC. Bottom: ITL and VR 
B. Simulation results of lagging PF case in the transient condition  
The performance of the proposed dq controllers of the inductive and the capacitive 
branches during the transient response will be observed during the step change of their reference 
values for the lagging PF case as in previous two cases.  Figure 4-18 (A) shows the transient 
response of the dq controller of the inductive branch when its reference is changed at 0.3s. Both 
actual d and q currents (ILd, and ILq) follow their reference signals (ILd-ref = 0 pu and ILq-ref = 0.293 
pu for ITL-des = 0.5 pu and ILd-ref = 0 pu and ILq-ref = 0.295 pu for ITL-des = 1 pu) and have zero steady 
state error. From Figure 4-18 (B), one can see that the dq current controller of the inductive branch 
leads to a good dynamic response on the AC waveform for the lagging PF case. It takes less than 
a half cycle for the dq current controller to make the inductive branch current reach its steady-state 
value with zero error, when its references are changed from 0.293 pu to 0.295 pu, to synthesize ITL 
for ITL-des = 0.5pu and 1pu. 
   Figure 4-19 (A) shows that  the dq voltage controller (indirect current controller) of the 
capacitive branch works properly and makes the actual d and q voltage components follow their 
references (Vcd-ref = -0.038 pu and Vcq-ref   = -0.108 pu for pu for ITL-des = 0.5 pu and Vcd-ref  = -0.124 
pu and Vcq-ref   = -0.172 pu for ITL-des = 1 pu)  with zero error in steady state, as in previous two PF 
cases. The controller has yielded a fast and well-behaved response due to a change of the reference 
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signal.  The good performance of the dq voltage controller is evident on the AC voltage waveform 
of phase A, across the capacitor, as can be seen in Figure 4-19 (B). The actual voltage reaches its 
steady state with zero error in one cycle following a change in its reference signal.  
 
Figure 4-18: the actual and references dq currents, (B) The actual and reference current waveforms for phase A, of 
the inductive branch for the lagging PF case 
 
Figure 4-19: (A) The actual and reference dq voltage (B) The actual and reference voltage waveforms for phase A, 
of the capacitive branch for the PF lagging case 
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     Figure 4-20 shows the waveform of the capacitive branch current. The indirect current 
controller makes the capacitive branch share its required portion for ITL-d  (Ic=0.3185pu and 0.5908 
pu for ITL-des =0.5pu and 0.8pu) with no error in steady state and with a good dynamic response.  
 
Figure 4-20: The actual and reference current waveforms for phase A of the capacitive branch for lagging PF case 
4.4.4 Comparison of the Simulation Results of the UPFC-based UIPC Between the PR 
Controller and dq Controller in the Steady State Condition 
The purpose of this section is to validate the key advantage of using the dq controllers over 
the PR controller, which is to achieve a zero error in the steady state, to a step variation of the 
reference signal.  Hence, a brief comparison of the simulation results of the UPFC-based UIPC in 
the steady state, for both controller cases those were presented in Chapter 3 and Chapter 4, are 
discussed. This comparison will show errors in the actual values of the transmission line magnitude 
and its angle (ITL and ϕTL) with respect to their desired values (ITL-des and ϕTL-des), see Table 4-1. 
From Table 4-1, one can note that error values between the actual values of current 
magnitude and its angle (ITL-act and ϕTL-act) in the steady state condition and their desired 
(references), for dq controller case, do not exceed 0.2% for all PF cases.  Since this error value 
(0.2 %) is very small value, it can be neglected (≈ 0). Thus, one can say that the using the dq 
controllers to control the currents of the inductive branch directly and control the capacitive branch 
indirectly lead to zero error in the steady state for all PF and ITL-des  cases. On the other hand, the 
PR controller presents errors in the steady state values of ITL-act. However, the error values are 
small in most cases. The worst case was when the PF is lagging with a value 0.8 and ITL-des=0.5 




Table 4-1: Comparison of errors values for the PR controllers and for dq controllers in different values of ITL and ϕTL 
PF case ϕITL-des (°) ITL-des(pu) Control type ITL-act(pu) Error ϕITL-act (°)) Error (%) 
UPF 0 
0.5 
PR 0.492 1.6% 1.626 - 
dq 0.499 0.2% (≈ 0%) 0.8 - 
1 
PR 0.990 1% 1.58 - 
dq 0.999 0.1% (≈ 0%) 0.84 - 
PF = 0.8/ leading 36.87 
0.5 
PR 0.511 2.2% 36.99 0.325% (≈ 0%) 
dq 0.499 0.2% (≈ 0%) 36.9 0.08 % (≈ 0%) 
1 
 
PR 1.012 1.2% 37 0.35% (≈ 0%)  
dq 1 0% 36.9 0.08 % (≈ 0%) 
PF = 0.8/ lagging -36.87 
0.5 PR 0.474 5.2% -37.27 1% 
 dq 0.5 0% -36.81 0.163% (≈ 0%) 
0.8 PR 0.773 3.3% -37 0.35% (≈ 0%) 
 dq 0.799 0.125% (≈ 0%) -36.92 0.13% (≈ 0%)  
4.5. Summary  
This chapter addressed the use of the synchronous reference frame (dq) controller for 
controlling the inductive and capacitive branches of the UIPC, to achieve zero error in steady-
state for step variations in the reference signals. A review of the dynamic mathematical model in 
the dq frame for the inductive branch, for current control design, was presented. Then, a 
mathematical model in the dq frame for the capacitive branch for designing a control loop was 
proposed in this work. The model of the plant is complex, and it is difficult to achieve current 
control with a VSC using a linear PI-type controller and feedforward decoupling branches. 
Therefore, a scheme based on an indirect current control, based on the control of the capacitor 
voltage of the other axis, was proposed. The impact of the variations in the capacitive voltage in 
the same axis, not controlled, is minimized by using a relatively slow (low bandwidth) voltage 
control loop. 
 
The three cases discussed in Chapter 3 were considered in Chapter 4, for verifying the 
performance of the proposed dq control scheme for the UPFC-based UIPC, in the steady state and 
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transient conditions. In the steady state condition, the actual current of each branch follows its 
reference with zero steady-state error, thus leading to the transmission line current (ITL) with the 
desired magnitudes and phase with respect to the receiving end voltage. For the transient 
responses, the dq current controller of the inductive branch and the proposed indirect current 
control via dq voltage controller, for the capacitive branches, presented good dynamic responses 
following step changes in their references values to achieve the desired transmission line current. 
In all cases, it was noted that both controllers required less than one cycle to reach their actual 





CHAPTER 5. THE EXPERIMENTAL IMPLEMENTATION OF 
THE UPFC-BASED UIPC 
5.1. Introduction 
         In the previous two chapters, the proposed (UPFC-based) UIPC was simulated with PSCAD 
to validate the numerical results that were obtained in Chapter 2. Besides, the good performance 
of the PR and dq controllers for the series VSCs and the double loop PI decoupled control for the 
shunt VSC was demonstrated by simulation. In this chapter, the primary objective will be to verify 
the proposed control scheme for the UIPC (UPFC-based UIPC), which makes use of all features 
of the dual UPFC, to control the current flow through the transmission line with a reduced scale 
prototype. This chapter starts with the description of some modifications of the electric circuit of 
the UPFC-based UIPC and “transmission system” that are carried out in the experimental set-up 
to facilitate its realization. Then, the experimental results of the UIPC for the same cases that were 
considered in the simulations results of the previous chapters will be presented. 
5.2. The Modification of the Electric Circuit with the UIPC   
The electrical system used for the theoretical study in previous chapters was a simple two-
node transmission system with the UPFC-based UIPC connected at the sending end, as shown in 
Figure 5-1.  The system voltage was 230 kV, the rated frequency was 60 Hz, and the three-phase 
base power was 100 MVA. In this chapter, the system is scaled-down and slightly modified to be 
more appropriate for laboratory scale experimental verification. 
 
Figure 5-1: The 2-node transmission system with the UIPC connected at the sending end 
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5.2.1. The Scaled-Down System for Experimental Verification 
In the scaled-down system, the base voltage was reduced to 220V and the apparent power 
to 1kVA. The grid frequency remained at 60 Hz. However, the two-source three-phase system was 
converted into a single-source three-phase system, as shown in Figure 5-2. There, the single three-
phase source represents the voltage difference between the sending and receiving ends of the 
transmission line, VRS. It can be defined by:  
V 𝑅𝑆 = V 𝑅 − V 𝑆 = 𝑉𝑅∠0
𝑜−𝑉𝑆∠𝛿 = 𝑉𝑅𝑆∠𝛿𝑅𝑆 (5.1) 
Assuming that VR = VS, the magnitude, and angle of VRS can be expressed as:    







− 90𝑜) (5.3) 
Since angle δ is variable, so are the magnitude of the voltage difference (VRS) and angle 
(δRS) with respect to the receiving end voltage (Table 5-1). Note that the voltage between the point 
of connection of the UIPC and transmission line (Vms) to the ground of VRS is lower than, and does 
not correspond to, the voltage Vm in the actual two-source system. The same statement applies to 
the voltages at the connection points between the series VSCs and the series reactance of the 
inductive (VLS) and capacitive (VCS) branches of the UIPC. Conversely, the injected voltages (VinjL 
and VinjC) and the currents (IL, IC, and ITL) are the same. These are the key quantities to demonstrate 
that the system does behave as desired. 
It should be pointed out for the single source system that the UPFC-based UIPC still 
employs the two series branches (VSC1 and VSC2, their series coupling transformers, and their 
series reactance) those are responsible for controlling the current in the inductive and capacitive 
branches, thus in the transmission line. This is the main aspect particular to the proposed control 
strategy for the UIPC.  However, the shunt branch (VSC3 and the shunt transformer), was replaced 
by a three-phase diode bridge rectifier and controlled bleeding resistance (PWM controlled switch 
and resistance), to keep the DC bus voltage constant. The reason behind emulating the shunt branch 
by three-phase diode bridge rectifier and controlled bleeding resistance is that the original shunt 
branch cannot be connected since there is no more a source at the sending end for the single source 




Figure 5-2: The equivalent single-source system used in the experimental set-up 
Table 5-1: parameters of the single source system 
Sbase Vbase(L-L) Vs(1-ph) Vr(1-ph) δ VRS(L-L) VRS(1-ph) δRS 
1000 VA 220 V 127 V 127 V 
0° 0 V 0 V -90° 
5° 19.19 V 11.08 V -87.5° 
10° 38.34 V 22.14 V -85° 
15° 57.43 V 33.16 V -82.5° 
5.2.2. Redefining the Reference Voltage to VRS 
 It was mentioned before that in the actual power system with a sending end and a receiving 
end, the reference current for the transmission line should be referred to the voltage at the receiving 
end. In the case of the single-source system used in this work for the experimental studies, the 
transmission line current will be created using the locally measured voltage (VRS) as the reference. 
Therefore, to create a transmission line current which would be phase-shifted regarding the 
receiving end voltage by ϕTL, based on (5.3), one should take the angle of the single-source system 
(VRS) and subtract  by ((δ/2)-90°) to have the angle corresponding to the receiving end, when the 
sending end leads it by angle δ. This is the one to be used in dq to abc transformation. 
5.2.3. The Components of the Experimental Set-up:  
As is shown in Figure 5-3, the main elements of the experimental set-up are: the series 
transformers, the series UIPC inductors (LA), the series UIPC capacitors (CA), the inductor that 
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emulates the transmission line impedance (LTL), the DC link capacitor (Cdc,), the controlled 
bleeding resistance (Rbleed) and the three-phase voltage sources converters (VSCs).   
In this work, six (120V:69V, 200VA) single-phase transformers were used to realize the 
two three-phase series transformers. They are arranged in the step-up mode, thus being able to 
carry 1 pu of current (2.624 A.) The maximum injected voltage, per design specification, is 0.25 
pu (31.75V), which can be realized with a DC bus voltage regulated at 170 V and SPWM, in the 
linear region. In this experiment, the DC bus voltage was realized with a three-phase diode rectifier 
and a switching bleeding resistance, so that the DC bus can supply and absorb active power to/from 
the series VSCs. The size of Rbleed is chosen to be 158Ω. Rbleed is designed to consume the active 
power that is supplied by both series VSCs in the worst case, which was the leading PF case when 
ITL-des = 1pu. The values of the passive elements, LA, CA and LTL that are used in the experimental 
set-up are 61mH, 115μF, and 32mH, respectively.  
The three-phase VSCs used in this work are STEVAL-IPM15B motor control power 
boards based on the SLLIMM™ 2nd series of IGBT IPMs [62]. Their rated DC voltage and power 
are 400 V and 1.5 kW. The DC bus capacitor is 3 mF, and no low-pass switching harmonic filters 
were used in this case. Nevertheless, the current harmonics in the transmission line, inductive and 
capacitive branches of the UIPC are very small as will be shown in the experimental results. 




Figure 5-3: The layout of the experimental set-up 
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Figure 5-4 shows the picture for the experimental set-up.   
 
Figure 5-4: The picture of the experimental set of the porotype of the UIPC based UIPC 
The picture of the series VSC 1 and VSCs and the emulated shunt VSC3, marked as # 1, in Figure 
5-4 (A) is shown in Figure 5-5.  
 
Figure 5-5: The series VSC 1 and VSCs and the emulated shunt VS 
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5.3. Control Strategy for the Series VSCs of the UPFC-UIPC 
As discussed in the previous chapters, the series branches are to be current-controlled to 
synthesize the desired reference current in the transmission line.  In Chapter 3, the proportional-
resonant (PR) controllers were used for controlling the currents through the inductive and the 
capacitive branches. In order to achieve a small error in the steady state with a PR controller, one 
should merely use a high gain at the resonant (grid) frequency.  Recall the non-ideal (practical) PR 
controller [44] is defined as:  
 
𝐶𝑃𝑅(𝑠) = 𝐾𝑝 + 𝐾𝑖
2 𝜔𝑐𝑠
𝑠2 + 2𝜔𝑐𝑠 + 𝜔𝑜2
 (5.4) 
Where Kp is the proportional gain, Ki is the integral gain and ωo is the resonant frequency at the 
fundamental frequency. ωc is the bandwidth around the AC frequency, ωo [60]. 
In terms of design, the integral gain Ki at the grid frequency, ω0, should be set large enough 
to impose a small steady-state error. The proportional gain Kp defines the dynamics of the system 
and can be tuned as the PI controller in an equivalent DC system [61]. The bandwidth, ωc 
determines the sensitivity to frequency variations in the grid, typically been selected in the range 
of 5-15 rad/s [60].  The PR controllers of both branches were designed to have a similar bandwidth 
(fx) and consequently, a similar speed of response. Besides, they should yield equally high gains 
at the resonant frequency for their loop transfer functions (LTFs), for a small steady-state error. In 
this work, the switching frequency (fsw) is 5 kHz. The bandwidth (fx) which defines the value of 
Kp, is set to 20% of fsw (1 kHz). The gain of the LTF at the resonance frequency is to be 30 dB. 
Based on these two target design specs, the parameters of the PR controllers for the inductive and 
capacitive branches are selected as KpL = 330 and KiL = 400 for the inductive branch, and KpC = 25 
and KiC = 800, for the capacitive one. For both, ω0 = 377 rad/s and ωc = 15 rad/s.  
The reference currents in the abc-frame for the PR controllers in the experimental set up 
will be obtained from the sharing factors, α and β, in the same manner, which has been mentioned 
in Chapter 3. Recall that α and β are computed off-line, considering the phase angle between the 
voltages in the sending and receiving ends of the transmission line (δ), as discussed before, and 
stored in a lookup table.  
Figure 5-6 shows the implementation of the current control loop in abc-frame with PR 




Figure 5-6: Schematic diagram of the proposed control scheme for the UPFC-UIPC with optimal current sharing 
factors and PR controller 
The proposed control scheme of the UIPC, shown in Figure 5-6, was realized by a digital 
simulator from OPAL-RT (OP4510). It includes the conversion of the reference current into dq, 
reading of the sharing factors (α and β) from the lookup table for a given δ, generation of the 
reference currents for the inductive and capacitive branches in abc-frame, implementation of the 
PR controller and the generation of the gating signals of the VSCs with SPWM.  Since Opal-RT 
works with MATLAB/Simulink, the MATLAB/ Simulink software will be used to get simulation 
results for the scaled-down system that is used in this chapter. Then, these simulation results will 
be compared with experimental results.    
5.4. Simulation and Experimental Results   
The main purpose of this Chapter is to demonstrate the effectiveness and feasibility of the 
proposed control strategy of the UPFC-UIPC, shown in Figure 5-2 experimentally. It is based on 
splitting the reference current for the transmission line among the inductive and capacitive 
branches and enforcing these currents with suitable control loops. 
As mentioned before, the proposed scheme requires a lookup table with the values of the 
optimized α and β factors as a function of the transmission line angle (δ) and magnitude and phase 
of the desired transmission line current. Figure 5-7 shows, as an illustration, the lookup table for 
the following conditions: The magnitude of the transmission line current (ITL-des) is assumed to be 
variable from 0 to 1pu, with steps of 0.1pu. The transmission line angle (δ) can vary from 0° to 
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15°, with steps of 5°. The phase angle of the transmission line current with respect to the voltage 
in the receiving end (ϕTL-des) can be 0° for unity power factor (UPF), the power factor of 0.8 leading 
(ϕTL-des = 36.87°) and 0.8 lagging (ϕTL-des = -36.87°). Table 5-2 depicts the values of α and β 
corresponding to the selected case studies presented in this study: δ = δmax = 15°, leading to VRS = 
57.43 V and δRS = -82.5° for the single-source system. The values of α and β in Table 5-2 are for 
transmission line currents of 0.5 and 1 pu and current angles (ϕTL-des) for operation with PF = 1, 
0.8 leading and 0.8 lagging. 
 
Figure 5-7: Lookup table with the optimization results (α and β) considering different cases (values of δ, ITL-des, and 
ϕTL-des). 




α β α β 
0° 0.778 - 0.501 - 
36.87° 0.925 0.352 0.574 0.273 
-36.87° 0.920 0.115 0.564 0.044 
 
To validate several aspects of the proposed technique, simulation results for the scaled 
down two-source system for the UPF case with a transient response for a current reference 
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variation will be presented. Then, for the experimental set-up with the single-source system, the 
equivalent transient response will be shown to validate the response of the proposed PR controllers.  
Finally, for subsequent cases, experimental results with the single-source system, only steady-state 
results are presented. Recall that the schematic diagram shown in  Figure 5-6 can also be used for 
the single-source system, but the reference angle for the dq to abc transformation should be the 
angle of the single-source system (VRS) subtracted by ((δ/2)-90°). 
5.4.1. UPF Case  
 Simulation Results   
The two-source system is used for performance verification using simulation. Figure 5-8 
shows some key waveforms, for phase A, concerning the operation of the UIPC with the proposed 
(UPFC-based) control scheme. The curves on the top show how ITL is split among IL and IC for ITL 
= 0.5 pu (left) and 1 pu (right).  For UPF, they should all be, and are, in phase, since ITL, being in 
phase with VR, has no imaginary/reactive part. Based on Table 5-2, factor α, IL should take most 
of ITL for ITL = 0.5 pu.  Conversely, for ITL = 1 pu, IL and IC should split ITL virtually equally. The 
curves in the bottom show the waveforms of ITL and VR. The magnitudes of ITL present the expected 
values and are almost in phase with the receiving end voltage. 
 
Figure 5-8: Simulation waveforms for UPF: (A) ITL = 0.5 pu and (B) ITL = 1 pu. Top: ITL, IL, and IC. Bottom: ITL and 
VR. 
Figure 5-9 shows the reference and actual waveforms for the inductor and capacitor 
branches of the UPFC-based UIPC when the transmission line reference current is changed from 
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0.5 to 1 pu. There, one can see that the PR controller leads to a fast and well-damped dynamic 
response with a small error in steady state. 
 
Figure 5-9: Actual and reference current waveforms of (A) The capacitive branch (B) the inductive branch for UPF 
case and ITL-des varying from 0.5pu to 1pu. 
 Experimental Results   
The single-source system is then used for performance verification by experimentation. In 
such a case, VR is not available, and the transmission line current should be synchronized to VRS, 
and leading it by an angle ϕ’TL = ϕTL – δRS, the latter defined in (5.3) is equal to - 82.5° for δ = 15°, 
that is used in the simulation and experimental studies.  
  Figure 5-10 shows, on the top, how ITL is split among IL and IC for ITL = 0.5 and 1pu.  These 
experimental waveforms are very similar to the simulated ones shown in Figure 5-8 with the two-
source system. At the bottom, one sees the waveforms of ITL and VRS. As expected, the former leads 
the latter by approximately 82.5°. By inspection, one can see that the harmonic distortion of the 




Figure 5-10: Experimental waveforms for UPF: (A) ITL = 0.5 pu and (B) ITL = 1 pu. Top: ITL (red), IL (blue) and IC 
(green). Bottom: ITL (red) and VRS (green). 
The transient response of the experimental system to a variation of the transmission line 
reference current from 0.5 to 1 pu is shown in Figure 5-11. As in the simulation case for the two-
source system, the currents in the inductive and capacitive branches of the UPFC-UIPC follow the 
reference values fast and accurately.   
 
Figure 5-11: Actual and reference current waveforms of (A) the capacitive branch (B) the inductive branch for UPF 
case and ITL-des varying from 0.5pu to 1pu. 
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5.4.2. Leading PF Case 
A power factor of 0.8 leading was selected for this case study.  In the two-source system, 
the transmission line current (ITL) should lead the receiving end voltage (VR) by ϕTL = 36.87°. 
However, for the experimental investigation with a single-source system and δ = 15°, ITL should 
lead the single-source voltage (VRS) by ϕ’TL = 119.37° = 36.87° + 82.5°. 
Figure 5-12 shows experimental results for this case where, on the top, one can see how ITL 
is split among IL and IC for ITL = 0.5 (left) and 1pu (right). With ITL presenting real and imaginary 
components, the verification of the realization of factors α and β based on the magnitudes of IL and 
IC is not evident as for UPF. Nonetheless, for relatively high-power factors, the real component of 
ITL should be much larger than the imaginary one. Therefore, for high values of α, IL should be 
larger than IC. Based on Table 5-2, this is what happens for ITL = 0.5 pu and is observed in the top 
left curves. Conversely, for ITL = 1 pu α~0.5 and the magnitudes should be more similar. For small 
values of β, IC > IL. Regarding the phase of ITL, based on the waveforms at the bottom, one sees 
that the phase angle between ITL and VRS is very close to 119.37°, as expected, for ITL = 0.5 and 1 
pu. 
 
Figure 5-12: Experimental waveforms for: (A) ITL = 0.5 pu and (B) ITL = 1 pu. Top: ITL (red), IL (blue) and IC (green). 
Bottom: ITL (red) and VRS (green). 
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5.4.3. Lagging PF Case 
The value of 0.8 was also selected for investigating the operation with lagging power 
factors.  In the two-source system, the transmission line current (ITL) should lag the receiving end 
voltage (VR), thus ϕTL = -36.87°. However, for the experimental investigation with a single-source 
system and δ = 15°, ITL should lead the single-source voltage (VRS) by ϕ’TL = 45.63° = -36.87° + 
82.5°. Like in the leading power factor case, only experimental results are presented. 
Figure 5-13 shows the same key waveforms presented for the other case studies. On the 
top, one can see how ITL is split among IL and IC for ITL = 0.5 (left) and 1pu (right). IL > IC for ITL 
= 0.5 pu because α > 0.9. Conversely for ITL = 1 pu since α~0.5 and β is very small, IC > IL. Finally, 
based on the waveforms at the bottom, one sees that the phase angle between ITL and VRS is very 
close to 45.63°, as expected, for ITL = 0.5 and 1 pu.  
 
Figure 5-13:  Experimental waveforms for: (A) ITL = 0.5 pu and (B) ITL = 1 pu. Top: ITL (red), IL (blue) and IC (green). 
Bottom: ITL (red) and VRS (green) 
5.5. Summary  
 The focus in this chapter was to test the effectiveness of the proposed scheme (the UPFC-
based UIPC) experimentally. The electric circuit with the UIPC was modified to allow a simpler 
realization of the experimental set-up. In order to control the current with VSCs in the inductive, 
and capacitive branches, the PR controllers were used with SPWM. The experimental results 
showed that the desired transmission line current can be synthesized and that the PR controllers 
yield a fast and well damped dynamic response with a small error in steady state.  
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CHAPTER 6.  CONCLUSION AND THE FUTURE WORK 
6.1. Conclusion 
In recent years, new techniques for power flow control in transmission lines have been 
developed and used to get the maximum benefit of the existing power transmission system and to 
avoid building new transmission lines. Among these techniques are the Flexible AC Transmission 
System (FACTS) devices. One of the FACTs devices that were reported in the literature is the 
Interphase Power Controller (IPC), which has a very important characteristic, namely active power 
regulation in a transmission line with highly variable transmission angles. However, the basic IPC 
lacked essential features that are required, especially in the modern transmission system, like the 
speed of response, continuous variation of the control variables. This is due to limitations of its 
main components, mechanical phase shifting transformers (PSTs). Therefore, it was proposed in 
the literature to replace the PSTs of the basic IPC with power electronic devices leading to a new 
generation of IPC, the static IPC. 
Three types of static IPC have been reported in the literature: The Thyristor Controlled-
based IPC (TC-based IPC), the SSSC-based IPC, and the unified IPC (UIPC). The latter has been 
the focus of this work because it meets all the expected performance characteristics listed above It 
employs a power electronics topology known as dual modified unified power flow controller 
(Dual-UPFC) instead of mechanical PSTs. The UPFC topology can work in different operation 
modes. It can work as a shunt source/sink of reactive power, a series source/sink of reactive power, 
a static phase shifter (SPS) or a combination of them all (multi-functional mode or UPFC mode). 
In the literature, only the operation mode when the dual UPFC in the UIPC application worked as 
the SPS was considered, which is essentially the basic PST with continuous phase angle variations. 
This control strategy was called as SPS-based UIPC in this work. Although the SPS-based UIPC 
overcomes many limitations of the basic IPC or other electronics IPC types, it does not maximize 
the power control range for a given rated installed capacity of dual UPFC. Therefore, the scope of 
this research work has been turned to explore the advantages of making the UIPC work as a multi-
functional power flow controller to adjust the power flowing through the transmission lines, to 
regulate the voltage at its local bus, and to mitigate the impact of potential short-circuit faults in 




To study the performance and test the capability of the proposed UIPC (UPFC-based 
UIPC), Chapter 2 presented a comparison between it and the basic approach of the UIPC that was 
reported in the literature (SPS-based UIPC). It started with a review of the UIPC and its main 
component, the dual UPFC, and how it works in the SPS mode, to form the SPS-based UIPC, and 
in the multi-functional (UPFC) mode, to form the UPFC-based UIPC. The mathematical models 
in the steady state, control limits, and the methods for calculating the control parameters for both 
UIPC types were discussed. The increases complexity and flexibility of the computation of the 
four control parameters of the UPFC-based UIPC, as opposed to two of the SPS-based UIPC, was 
solved with a simple approach. The simple approach is to employ a current control scheme where 
the real and imaginary parts of the transmission line current were split among the inductive and 
capacitive branches as a function of sharing factors, α, and β. Then, the use of optimization 
techniques was proposed to calculate α and β and to minimize the apparent power required from 
the series connected VSCs, to realize a given transmission line current.  
The performance of the UPFC-based UIPC was compared with the SPS-based UIPC by 
using a simple case study. Results obtained from MATLAB code showed the voltage, current and 
apparent power of both UIPCs to control the transmission line current to different desired values 
for different values of angle δ, and for different target values of power factors at the receiving end. 
It was shown that in most cases, the UPFC-UIPC had to inject lower voltages and conduct lower 
currents in the two branches than in the SPS-UIPC, thus resulting in much lower apparent power 
required to impose a desired current in the transmission line. This was shown for the system 
operating with UPF at the receiving end as well as for PF = 0.8, leading and lagging.  
Since it was shown in Chapter 2 that the UPFC-based UIPC has greater capability than the 
SPS-based UIPC, Chapter 3 focused solely on the former. It presented a simulation verification to 
validate the proposed control scheme for the UIPC (UPFC-based UIPC). A simulation model of 
the UPFC-based UIPC was developed using PSCAD/EMTDC. The double loop PI decoupled 
control scheme in dq-frame was used to control the current flow through the shunt branch and to 
regulate the DC bus voltage of the dual UPFC.  Then, PR controllers were used for regulating the 
currents flowing through the inductive and capacitive series branches, and synthesize the desired 
reference current in the transmission line. A logic to obtain the reference currents in abc-frame for 
the PR controllers from the optimization results was indicated. It was based on a dq to abc (Park) 
transformation, where the dq components were computed from sharing factor α and β (computed 
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off-line by the method mentioned in Chapter 2, and stored in the lookup table), and the desired 
reference current for the transmission line. 
The performance of the UPFC-based UIPC with the proposed control loops was 
demonstrated using a simple power system. The simulation results were divided into two parts:  
For the series branches, and for the shunt branch. It considered three power factors at the receiving 
end of the transmission line: Unity power factor (UPF) with ϕITL = 0°, PF/Leading of 0.8 (ϕITL = 
36.87°) and PF/Lagging of 0.8 (ϕITL = -36.87). For each main cases, two values of the desired 
transmission line current, ITL-des, were considered. The simulation results for the series branches 
part showed that the PR controllers of both series branches gave good dynamic responses 
following step changes in their references currents. Besides, the PR controllers resulted in the 
expected calculated current values of both branches with a small error in the steady state.  
Regarding the effectiveness of the control loop of the shunt branch, the case where the 
reference transmission line current with a PF of 0.8 lagging case has its magnitude changed from 
0.5 pu to 0.8 pu was considered. The simulation results showed that the inner shunt branch current 
loop of the double loop PI decoupled controller, resulted in a fast and well-damped dynamic 
response, with a zero error in the steady state. Moreover, the simulation results indicated that the 
outer DC bus voltage loop of the double loop PI decoupled controller accomplished its tasks, 
maintaining the DC voltage around its reference (1pu), by generating the required q-axis current 
reference for the inner loop.        
Chapter 4 discussed the use of the linear PI-type controller with the synchronous reference 
frame (dq) for controlling the inductive and capacitive branches of the UIPC. The main purpose 
of this technique was to achieve a zero error in steady state for step variations in the reference 
signals. Chapter 4 started with a review of the mathematical model in the dq frame for the 
inductive branch for the design of current control. It is well known in the literature and it is similar 
to the models of FACTs devices such as the STACOM and the SSSC. Then, a mathematical 
model in the dq frame for the capacitive branch for designing a control loop was proposed in this 
work. The model of the plant is complex, and it is difficult to achieve current control with a VSC 
using a linear PI-type controller and feedforward decoupling branches. Therefore, a scheme based 
on an indirect current control, based on the control of the capacitor voltage of the other axis, was 
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proposed. The impact of the variations in the capacitive voltage in the same axis, not controlled, 
is minimized by using a relatively slow (low bandwidth) voltage control loop. 
For verifying the performance of the proposed dq control scheme for the UPFC-based 
UIPC, the three cases discussed in Chapter 3 were considered in Chapter 4. The performances of 
the dq controller for the three cases were considered in the steady state and transient conditions. 
In the steady state conditions, the actual current of each branch follows its reference with zero 
steady-state error, thus leading to the transmission line current (ITL) with the desired magnitudes 
and phase with respect to the receiving end voltage (VR).  
For the transient responses, the dq current controller of the inductive branch and the 
proposed indirect current control via dq voltage controller, for the capacitive branches, presented 
good dynamic responses following step changes in their references values to achieve the desired 
transmission line current. In all cases, it was noted that both controllers required less than one 
cycle to reach their actual values in the steady state condition.  
Chapter 5 presented the implementation and tested the effectiveness of the proposed 
scheme (UPFC-based UIPC) experimentally. The electric circuit with the UPFC-based UIPC was 
modified to allow a simpler realization of the experimental set-up. In order to control the current 
with VSCs in the inductive, and capacitive branches, the PR controllers were used with SPWM. 
The experimental results showed that the desired transmission line current can be synthesized and 
that the PR controllers yield a fast and well damped dynamic response with a small error in steady 
state. 
The general conclusion of this thesis, is that a novel control scheme for the Unified 
Interphase Power controller (UIPC) was proposed to control the current flow through the 
transmission line for different control ranges. Consequently, the active and reactive powers are 
controlled in more flexible and efficient way. The task was achieved by using smaller rated Voltage 
Source Converters (VSCs) of the (UPFC-based) UIPC than the VSCs of the conventional (SPS-
based) UIPC. The results of the reduction of the power ratings of the VSCs, will lead to design a 





6.2. Future Work 
Future work suggestions related to this study are as follow: 
1. Use a prototype of the UPFC-based UIPC with the actual configuration. The modified 
prototype of the UPFC-based UIPC (using one source and emulating the shunt VSC3 by 3-
phase diode rectifier and controlled bleeding resistance) is good enough to test its concept to 
achieve the desired transmission line current by controlling their series branches. If the actual 
configuration of the UPFC-based UIPC is considered, one can not only test the shunt branch 
controller but also implement and test the SPS-based UIPC experimentally.     
2. Test the capability of the UPFC-based UIPC to reverse active power direction. In the 
considered cases, the UPFC-based-UIPC is tested only to control the active power flow from 
the sending end to the receiving end of the transmission line. That is the same direction of the 
active power flow of the uncompensated transmission line case.   
3. Use a meshed power network to test the UPFC-based UIPC in more practical environments. 
For the considered case study for this work, only a simple power system with two buses was 
used. Indeed, this simple system was fair enough to determine and prove that the UPFC-based 
UIPC has a great capability to control the power flow. It also was good enough to investigate 
the performance of using the PR controllers with the stationary frame (abc) and the PI 
controller with the synchronous reference frame (dq). However, in reality, the power 
transmission systems are more complex than the considered study case. Therefore, it is 
suggested as future work to use the meshed network, which consists of many buses and 
corresponds to the existing power transmission systems. 
4. Investigate the UIPC problems followed by an opening on one side (sending end side or 
transmission line side).  Besides, consider testing the proposed (UPFC-based) UIPC during 
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Appendix A. Derivation of Mathematical Model of the Capacitive Branch in dq frame 
A1. Derivation of the Mathematical Model of the Capacitive branch in dq frame 
Figure A.1 shows the single line diagram of the capacitive branch circuit, which was 
obtained from the UPFC-based UIPC circuit (Figure 3-4 in Chapter 3). 
 
Figure A.1: The single line diagram of the capacitive branch 
𝛥[𝑣𝑏𝑟𝑎𝑛𝐶]𝑎𝑏𝑐
= [𝑣𝑠]𝑎𝑏𝑐 + [𝑣𝑖𝑛𝑗𝐶]𝑎𝑏𝑐 −
[𝑣𝑚]𝑎𝑏𝑐 = [𝑣𝐿𝑇𝑟𝑎𝑛𝑓]𝑎𝑏𝑐
+ 𝑅𝐶[𝑖𝐶]𝑎𝑏𝑐 + [𝑣𝐶]𝑎𝑏𝑐  (A.1) 
The injected voltage by the series VSC2 is vinjC-abc, and the grid voltages are vsabc and vmabc. 
CC and RC, are the series capacitor and resistance of the capacitive branch, respectively, while 
LTranf, is the leakage inductor of the series coupling transformer. Recall the dq quantities that were 




[𝑣𝐶𝑎  𝑐𝑜𝑠 𝜃𝑑 + 𝑣𝐶𝑏 𝑐𝑜𝑠(𝜃𝑑 − 120





[𝑣𝐶𝑎  𝑠𝑖𝑛 𝜃𝑑 + 𝑣𝐶𝑏 𝑠𝑖𝑛(𝜃𝑑 − 120





[𝛥𝑣𝑏𝑟𝑎𝑛𝐶𝑎  𝑐𝑜𝑠 𝜃𝑑 + 𝛥𝑣𝑏𝑟𝑎𝑛𝐶𝑏 𝑐𝑜𝑠(𝜃𝑑 − 120





[𝛥𝑣𝑏𝑟𝑎𝑛𝐶𝑎  𝑠𝑖𝑛 𝜃𝑑 + 𝛥𝑣𝑏𝑟𝑎𝑛𝐶𝑏 𝑠𝑖𝑛(𝜃𝑑 − 120













































































− 𝜔𝐶𝐶𝑣𝐶𝑑  
(A.11) 
Recall that (A.9) and (A.11) are key equations that will be considered for the design of the 
current controller in the capacitive branch. Here, icd and icq can be controlled through vcq and vcd, 
respectively. The derivative terms in (A.9) and (A.11), (dvcd/dt) and (dvcq/dt) can be neglected (null 
in the steady-state). Thus, one can say that the capacitive branch currents (icd and icq) can be 
indirectly controlled by controlling the voltages across its series capacitor (vcq and vcd).  
Accordingly, the dynamic mathematical models in the dq frame should lead to getting 
transfer functions (expressions) to regulate vcd and vcq via the injected voltages of VSC2 (vinjcd and 
vinjcq). To get the final expressions that represent the series capacitive branch in dq model for 
voltage control (indirect current control), the expression in abc stationary frame of (A.1) should 
be redefined to make vinjC is only a function of one state variable, vc, instead of two state variables 















By substituting the above terms in (A.1), one can get: 
∆[𝑣𝑏𝑟𝑎𝑛𝐶]𝑎𝑏𝑐







+ [𝑣𝐶]𝑎𝑏𝑐  (A.12) 
From (A.12), one can note that the second derivative of the dq voltage components should 
be obtained to finalize the derivation of the dq mathematical model of the capacitive branch. The 




 The second derivative of d component 
Applying the derivative operator to (A.8) and considering that 𝜔 =
𝑑𝜃𝑑
𝑑𝑡 
 one can get the expression 


























































 The second derivative of q component 
Applying the derivative operator to (A.10) and considering that 𝜔 =
𝑑𝜃𝑑
𝑑𝑡 
  one can get the 






















































𝑜)] + 𝜔2𝑣𝑐𝑞 + 2𝜔
𝑑𝑣𝐶𝒅
𝑑𝑡 
 (A.16)  
 The next stage of the dq models’ derivation is to eliminate the AC components in their 
equations, (A.14) and (A.16).  
From the expression in (A.12), the second derivative in the abc stationary frame can be 

























For d component: 








































[𝑣𝐶𝑎  cos 𝜃𝑑 + 𝑣𝐶𝑏 cos(𝜃𝑑 − 120
𝑜)  + 𝑣𝐶𝑐 cos(𝜃𝑑 + 120





   
 By substituting (A.2), (A.4) and (A.8) into (A.18), and multiplying both sides by
C TranfC L , 




= ∆𝑣𝑏𝑟𝑎𝑛−𝑐𝑑 − 𝑅𝐶𝐶𝐶
𝑑𝑣𝐶𝑑
𝑑𝑡 













= Δ𝑣𝑏𝑟𝑎𝑛−𝑐𝑑 − 𝑅𝐶𝐶𝐶
𝑑𝑣𝐶𝑑
𝑑𝑡 









= Δ𝑣𝑏𝑟𝑎𝑛−𝑐𝑑 − 𝑅𝐶𝐶𝐶
𝑑𝑣𝐶𝑑
𝑑𝑡 
− (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶 )𝑣𝑐𝑑−𝑅𝐶𝜔𝐶𝐶𝑣𝑐𝑞 − 2𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑞  
(A.21) 
 It should be mentioned that the second coefficient of vcd exists as a result of applying the 
second derivative to vcd. Its value is usually much smaller than 1. Thus, it can be neglected.  
For q component: 







































[𝑣𝐶𝑎  𝑠𝑖𝑛 𝜃𝑑 + 𝑣𝐶𝑏 𝑠𝑖𝑛(𝜃𝑑 − 120
𝑜)  + 𝑣𝐶𝑐 𝑠𝑖𝑛(𝜃𝑑 + 120








         By substituting (A.3), (A.5), and (A.10) into (A.22), and multiplying both sides by
C TranfC L , 




= ∆𝑣𝑏𝑟𝑎𝑛−𝑐𝑞 − 𝑅𝐶𝐶𝐶
𝑑𝑣𝐶𝑞
𝑑𝑡 












= ∆𝒗𝒃𝒓𝒂𝒏−𝒄𝒒 − 𝑅𝐶𝐶𝐶
𝑑𝑣𝐶𝒒
𝑑𝑡 









= ∆𝑣𝑏𝑟𝑎𝑛−𝑐𝑞 − 𝑅𝐶𝐶𝐶
𝑑𝑣𝐶𝑞
𝑑𝑡 
− (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶𝑣𝑐𝑞)𝑣𝑐𝑞 + 𝑅𝐶𝜔𝐶𝐶𝑣𝑐𝑑 + 2𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑑 (A.25) 
          It should be mentioned that the second coefficient of vcq exists because of applying the 
second derivative to vcq. Its value usually much smaller than 1. Thus, it can be neglected.  
The only remaining step for the derivation of a mathematical model of the capacitive 
branch in dq frame, to substitute ∆vbran-cd and ∆vbran-cd of (A.21) and (A.25), respectively by their 
equivalent expressions. The equivalent expressions of ∆vbran-cd and ∆vbran-cd in dq frame can be 
found by considering the first term of (A.17), which concerns the grid plus injected voltages as:   
𝛥𝑣𝑐𝑑 = 𝑣𝑠𝑑 + 𝑣𝑖𝑛𝑗𝐶𝑑 − 𝑣𝑚𝑑  (A.26) 
𝛥𝑣𝑐𝑞 = 𝑣𝑠𝑞 + 𝑣𝑖𝑛𝑗𝐶𝑞 − 𝑣𝑚𝑞  (A.27) 
By substituting (A.26) into (A.21) and substituting (A.27) into (A.25), one can get the two 
expressions for the d and q models of the capacitive branch:   






+ (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶 )𝑣𝑐𝑑⏟                                  
𝑣𝑖𝑛𝑗𝐶𝑑1
 + 𝑅𝐶𝜔𝐶𝐶𝑣𝑐𝑞 + 2𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑞 + 𝑣𝑚𝑑 − 𝑣𝑠𝑑  (A.28) 






+ (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶 )𝑣𝑐𝑞⏟                                
𝑣𝑖𝑛𝑗𝐶𝑞1
 − 𝑅𝐶𝜔𝐶𝐶𝑣𝑐𝑑 − 2𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑑 + 𝑣𝑚𝑞 − 𝑣𝑠𝑞  (A.29) 
These two expressions for the d and q models of the capacitive branch, (A.28) and (A.29) 
are showed in Chapter 4 and were used to get the transfer functions for designing a suitable 
controller with linear PI type to control the current indirectly and to get zero error in the steady 
sate condition.  
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A2. Mathematical Verification of the dq equivalent circuits  
Based on the two expressions for the d and q models of the capacitive branch, (A.28) and 
(A.29), the equivalent dq circuits for controller design were obtained (Figure 4-5 in Chapter 4). 
They are shown Figure A.2. 
 
Figure A.2: The equivalent circuits (A) d-axis (B) q-axis. 
These two circuits should be verified (the main purpose of this subsection, A2).  
The following two equations can express the circuits of Figure A.2:    
𝑣𝑖𝑛𝑗𝐶𝑑 = 𝑣𝑅𝑑 + 𝑣𝑐𝑑 + 𝑣𝐿𝑑 + 𝑣𝑚𝑑 − 𝑣𝑠𝑑  (A.30) 
𝑣𝑖𝑛𝑗𝐶𝑞 = 𝑣𝑅𝑞 + 𝑣𝑐𝑞 + 𝑣𝐿𝑞 + 𝑣𝑚𝑞 − 𝑣𝑠𝑞  (A.31) 
Recall the final expressions in the dq frame for the capacitive branch those are used to obtain the 
transfer functions to design the indirect current control:    






+ (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶 )𝑣𝑐𝑑⏟                                
𝑣𝑖𝑛𝑗𝐶𝑑1
 + 𝑅𝐶𝜔𝐶𝐶𝑣𝑐𝑞 + 2𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑞 + 𝑣𝑚𝑑 − 𝑣𝑠𝑑 (A.32) 






+ (1 + 𝜔2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶 )𝑣𝑐𝑞⏟                                
𝑣𝑖𝑛𝑗𝐶𝑞1
 − 𝑅𝐶𝜔𝐶𝐶𝑣𝑐𝑑 − 2𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑑 + 𝑣𝑚𝑞 − 𝑣𝑠𝑞 (A.33) 
To prove the derived mathematical models of the capacitive branch in the dq frames, the 
expression in (A.30) must match the expression in (A.32), and the expression in (A.31) must match 
the expression in (A.33). The terms in the left-hand side of (A.30) and (A.31) match the same term 
of (A.32) and (A.33), respectively. The last two terms in the right-hand side of (A.30) and (A.31) 
matches the last term of (A.32) and (A.33), respectively. However, the other terms in the left-hand 
side of the equations mentioned above are not matched explicitly.  If the derivation of mathematical 
models in the dq frame is right, the remaining terms of the above equations must be matched 
implicitly. This main aspect to include this Appendix subsection, A2. 
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For RLC circuit, the current flowing through LTranf is equal to the current flowing through 

































































= 𝑖𝑐𝑞 +𝜔𝐶𝐶𝑣𝐶𝑑  (A.41) 























+ 𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑞 + 𝜔





− 𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑑 + 𝜔
2𝐿𝑇𝑟𝑎𝑛𝑓𝐶𝐶𝑣𝑐𝑞 − 𝜔𝐿𝑇𝑟𝑎𝑛𝑓𝑖𝑐𝑑  
(A.45) 
By taking RC as common in (A.30) and (A.31), and considering the expression of icd in 
(A.9) and the expression of icq in (A.11), and considering the expression of vLTranfd and vLTranfq in 
(A.44) and (A.45), one can define or highlight the terms of (A.30) and (A.31) as:  
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𝑣𝑖𝑛𝑗𝐶𝑑 = 𝑣𝑐𝑑 + 𝑅𝐶 (𝐶𝐶 
𝑑𝑣𝐶𝑑
𝑑𝑡 
+ 𝜔𝐶𝐶𝑣𝑐𝑞)⏟           










⏟                                        
𝑣𝐿𝑇𝑟𝑎𝑛𝑓𝑑
 




𝑣𝑖𝑛𝑗𝐶𝑑 = 𝑣𝑅𝑑 + 𝑣𝑐𝑑 + 𝑣𝐿𝑑 + 𝑣𝑚𝑑 − 𝑣𝑠𝑑 (A.47) 
𝑣𝑖𝑛𝑗𝐶q = 𝑣𝑐𝑞 + 𝑅𝐶 (𝐶𝐶 
𝑑𝑣𝐶𝑞
𝑑𝑡 
− 𝜔𝐶𝐶𝑣𝑐𝑑)⏟             










⏟                                        
𝑣𝐿𝑇𝑟𝑎𝑛𝑓𝑞
 





𝑣𝑖𝑛𝑗𝐶𝑞 = 𝑣𝑅𝑞 + 𝑣𝑐𝑞 + 𝑣𝐿𝑞 + 𝑣𝑚𝑞 − 𝑣𝑠𝑞 (A.49) 
(A.46) and (4.48) match (A.47) and (A.49), which lead to prove the derived math model and the 
dq equivalent circuits. 
